

David Elliott

Evan Yeh

## EE125 Homework #2

### Problem 1: Multiple Detector


VHDL Code:

```
01 -----
02 library ieee;
03 use ieee.std_logic_1164.all;
04 use ieee.numeric_std.all;
05 -----
06 entity multiple_detector is
07     generic (
08         NUM_BITS: natural := 5);
09     port (
10         a,b: in std_logic_vector(NUM_BITS-1 downto 0);
11         is_multiple: out boolean;
12         invalid_inp: out boolean);
13 end entity;
14 -----
15 architecture multiple_detector of multiple_detector is
16     -- internal unsigned operands
17     signal a_unsig, b_unsig: unsigned(NUM_BITS-1 downto 0);
18 begin
19     a_unsig <= unsigned(a);
20     b_unsig <= unsigned(b);
21
22     is_multiple <= (a_unsig mod b_unsig = 0) and (b_unsig /= 0);
23     invalid_inp <= b_unsig = 0;
24
25 end architecture;
```

Simulation Results:

Tests cases:

- $a = 0$  : 0 is a multiple of all numbers (except 0)
- $b = 0$  : No number can be a multiple of 0
- $a > b$
- $a < b$
- random test cases



## Problem 2: Absolute difference calculator

VHDL Code:

absolute\_difference.vhd

```
01 -----
02 library ieee;
03 use ieee.std_logic_1164.all;
04 use ieee.numeric_std.all;
05 use ieee.math_real.all;
06 use work.user_types.all;
07 -----
08 entity absolute_difference is
09     generic (
10         SIZE: natural := 6;
11         BITS: natural := 5;
12         EXTRABITS: natural := 3); --integer(ceil(log2(SIZE)));
13     port (
14         -- a, b: in slv_array(0 to SIZE - 1)(BITS - 1 downto 0);
15         -- for simulation:
16         a0, a1, a2, a3, a4, a5, b0, b1, b2, b3, b4, b5: in
17             std_logic_vector(BITS - 1 downto 0);
18         final_diff: out std_logic_vector(BITS + EXTRABITS - 1 downto 0));
19 end entity;
20 -----
21 architecture generic_chain of absolute_difference is
22     type unsigned_array is array (natural range <>) of unsigned;
23     -- internal array of differences
24     signal abs_diffs: unsigned_array(0 to SIZE - 1)(BITS + EXTRABITS - 1 downto 0);
25     -- cumulative sum of differences
26     signal sums: unsigned_array(0 to SIZE - 1)(BITS + EXTRABITS - 1 downto 0);
27     -- for simulation, input arrays
28     signal a : slv_array(0 to SIZE - 1)(BITS - 1 downto 0) := (a0,a1,a2,a3,a4,a5);
29     signal b : slv_array(0 to SIZE - 1)(BITS - 1 downto 0) := (b0,b1,b2,b3,b4,b5);
30 begin
31     -- initializing first element of internal arrays
32     abs_diffs(0) <= unsigned(abs(resize(signed(a(0)), BITS + EXTRABITS) -
33                             resize(signed(b(0)), BITS + EXTRABITS)));
34     sums(0) <= unsigned(abs_diffs(0));
35
36     -- calculate each difference and cumulative sum
37     gen: for i in 1 to SIZE - 1 generate
38         abs_diffs(i) <= unsigned(abs(resize(signed(a(i)), BITS + EXTRABITS) -
39                                     resize(signed(b(i)), BITS + EXTRABITS)));
40         sums(i) <= sums(i-1) + unsigned(abs_diffs(i));
41     end generate;
42
43     -- final difference is last element of cumulative sum array
44     final_diff <= std_logic_vector(sums(SIZE - 1));
45
46 end architecture;
```


user\_types.vhd

```
1 -----
2 library ieee;
3 use ieee.std_logic_1164.all;
4
5 package user_types is
6     type slv_array is array (natural range <>) of std_logic_vector;
7 end package;
```

Simulation Results:

Test cases:

- maximum absolute difference
- zero absolute difference and zero input
- zero absolute difference
- random test cases



### Problem 3: Leading-ones counter

VHDL Code:

```
01 -----
02 LIBRARY ieee;
03 USE ieee.std_logic_1164.all;
04 USE ieee.numeric_std.all;
05 use IEEE.math_real.all;
06 -----
07 ENTITY leading_ones IS
08     GENERIC (N: INTEGER :=8 ); --number of input bits
09     PORT (x: IN STD_LOGIC_VECTOR(N-1 DOWNT0 0);
10           ssd: OUT STD_LOGIC_VECTOR(6 DOWNT0 0);
11           y: buffer integer);
12 END ENTITY;
13 -----
14 ARCHITECTURE leading_ones OF leading_ones IS
15     --define type int vector to store a vector of integers
16     type int_vector is array(N-1 downto 0) of integer;
17     --first_ones is a copy of the input x, but with only the leading ones set
18     signal first_ones: std_logic_vector(N-1 downto 0);
19     signal ones_count: int_vector; --vector for summing up the ones
20 BEGIN
21     first_ones(N-1)<= x(N-1);
22     ones_count(N-1)<=1 when x(N-1)='1' else 0;
23     gen: for i in N-2 downto 0 generate
24         first_ones(i)<=first_ones(i+1) and x(i);    --cut off ones when hit zero
25         --increment sum if this element is one
26         ones_count(i)<=ones_count(i+1) + 1 when (first_ones(i)='1') else
                ones_count(i+1);
27     end generate;
28     y<=ones_count(0); --the final sum is the last (0th) bit in the ones_count
                --vector
29     --Encode into ssd bits
30     with y select
31         ssd <= "0000001" when 0,
32                "1001111" when 1,
33                "0010010" when 2,
34                "0000110" when 3,
35                "1001100" when 4,
36                "0100100" when 5,
37                "0100000" when 6,
38                "0001111" when 7,
39                "0000000" when 8,
40                "0000100" when 9,
41                "0110000" when others;
42 END ARCHITECTURE;
43 -----
```

Simulation Results:

Test cases:

- given cases
- random cases

