David Elliott

Evan Yeh

EE125 Homework #4

Exercise 1:

a.) Code:

```
01
02
     library ieee;
03
     use ieee.std logic 1164.all;
04
     use ieee.numeric std.all;
05
     use ieee.math real.all;
     ______
06
07
    entity log2 prob is
08
        generic (BITS: natural := 8);
09
        port (x: in std logic vector(BITS - 1 downto 0);
10
                -- generically:
11
               -- y: out std logic vector(ceil(log2(BITS)) downto 0);
               -- not synthesizeable
12
               -- for simulation:
13
               y: out std logic vector(3 downto 0));
14
     end entity;
15
     ______
16
     architecture problem one of log2 prob is
        function ceil log2 (input: std_logic_vector(BITS - 1 downto 0))
17
18
            return integer is
19
            variable i: integer := 0;
20
            variable inp int: integer:= 0;
21
       begin
22
            inp int := to integer(unsigned(x));
23
            while (2 ** i < inp int and i <= BITS) loop</pre>
24
               i := i + 1;
            end loop;
25
26
            return i;
27
        end function ceil log2;
28
29
        signal x int: integer;
30
    begin
31
        -- generically:
32
        -- y <= std logic vector(to unsigned(ceil log2(x), ceil log2(BITS));
33
        -- for simulation:
34
        y <= std logic vector(to_unsigned(ceil log2(x), 4));
35
   end architecture;
36
```

b.) Simulation:

	Name Value at 0 ps		0 ps 0 ps	160.0 ns	320 _. 0 ns	480 _. 0 ns	640.0 ns
i _B	> x	U 1		2 X 3	4 (63)	64 (65)	36 255
**	> y	UX	X 0	1 2	2 6	6 7	6 * 8 * .

Exercise 2:

a.) Code:

natural_to_thermometer.vhd

```
01
02
    library ieee;
03
    use ieee.std logic 1164.all;
04
     use ieee.numeric std.all;
    ______
05
     package natural to thermometer is
06
07
        constant IN BITS: integer := 7;
08
        function natural to thermometer (signal num: natural) return std logic vector;
09
    end natural to thermometer;
10
     ______
    package body natural_to_thermometer is
11
        function natural to thermometer (signal num: natural) return std logic vector is
12
            constant OUT BITS: integer := 2**IN BITS;
13
           variable thermometer: std logic vector(OUT BITS - 1 downto 0);
14
15
        begin
           for i in 0 to OUT BITS - 1 loop
16
17
               if i < num then</pre>
18
                  thermometer(i) := '1';
19
20
                  thermometer(i) := '0';
21
               end if;
22
           end loop;
23
           return thermometer;
24
        end function;
25
     end package body;
26
                   ______
natural to thermometer test.vhd
01
     _____
02
     library ieee;
03
     use ieee.std logic 1164.all;
04
     use ieee.numeric std.all;
05
     library work;
06
    use work.natural to thermometer.all;
07
    _____
08
     entity natural to thermometer test is
09
        generic(IN BITS: integer := 7);
10
        PORT (num: in std logic vector(IN BITS-1 downto 0);
11
               thermometer: out std logic vector(2**IN BITS - 1 downto 0));
12
     end entity;
13
14
     architecture test of natural to thermometer test is
15
16
        thermometer <= natural to thermometer(to_integer(unsigned(num)));</pre>
17
     end architecture;
18
```

b.) Simulation:


Binary values are too large to display in the waveform, displaying with unsigned decimals instead:


	Name	Value at 0 ps	0 ps	80.0 ns	160.0 ns	240,0 ns	320.0 ns	400.0 ns	480.0 ns	560.0 ns	640.0 ns	720 _. 0 ns	800.0 ns	880.0 ns	960.0 ns
			0 ps												
<u>in</u> >	num	U 127	127	X 0	X	70	X 65	108	28	X 6	123	15	97	X 113	14
>	thermo	UX	X 04692317316	873037	X	30591620717	4113034 58934881474	1910323 3658426726	7831560 2684354	55 63	52793269832	3045648 3276	3250285286	75187087 170696552570	60992 16383

Exercise 3:

```
a.) Code:
     ---- tflipflop:-----
01
02
     library ieee;
03
     use ieee.std logic 1164.all;
04
                                     _____
05
     entity tflipflop is
06
         port (a, b, clk: in std logic;
07
                x: out std logic;
08
                q: buffer std logic);
09
     end entity;
10
     ______
11
     architecture tflipflop of tflipflop is
12
     begin
13
         process(clk)
14
        begin
15
            x \le a and b;
16
            if rising edge(clk) then
17
                q \le (a \text{ and } b) \text{ xor } q;
18
            end if;
19
         end process;
20
     end architecture;
     ----Main code:-----
21
22
     library ieee;
23
     use ieee.std logic 1164.all;
24
     entity sync counter is
25
         generic (BITS: natural := 4);
26
        port (a, b, clk: in std logic;
27
                q vec: buffer std logic vector(BITS - 1 downto 0));
28
     end entity;
29
30
     architecture sync counter of sync counter is
31
         signal x vec: std logic vector(BITS - 1 downto 0);
32
33
         component tflipflop is
            port (a, b, clk: in std logic;
34
35
                   x: out std logic;
36
                   q: buffer std logic);
37
         end component;
38
39
     begin
40
         cell: tflipflop PORT MAP (a, b, clk, x vec(0), q vec(0));
         gen: for i in 1 to BITS - 1 generate
41
42
            cells: tflipflop PORT MAP (x vec(i-1), q vec(i-1), clk, x vec(i),
                  q vec(i));
43
         end generate gen;
44
45
     end architecture;
```

b.) Simulation:





Exercise 4

a.) Code:

```
pwm_demo.vhd
```


```
01
02
      library ieee;
03
      use ieee.std logic 1164.all;
04
05
      entity pwm demo is
          generic (F CLK: integer:=50;
06
07
              T CLK PWM: integer:=120;
08
              BITS DUTY: integer:=3);
09
          PORT (clk: in std logic;
10
                  duty: in std logic vector(BITS DUTY-1 downto 0);
11
                  pwm out: out std logic;
12
                   count: out std logic vector(BITS DUTY-1 downto 0));
13
      END ENTITY:
1 4
15
      architecture pwm demo of pwm demo is
16
          signal pwm clk: std logic;
17
      begin
18
          pwm: entity work.pwm(pwm) generic map(BITS DUTY)
19
              port map(duty, pwm clk, pwm out, count);
20
          process(clk)
21
          constant CYCLES MAX: integer := (T CLK PWM * F CLK) / 2000 - 1;
22
23
          variable cycles: integer range 0 to CYCLES MAX := CYCLES MAX;
24
          begin
25
              if rising edge(clk) then
26
                   if cycles = CYCLES MAX then
                       cycles := 0;
27
28
                   else
29
                       cycles := cycles + 1;
30
                  end if;
                   if cycles = 0 then
31
32
                       pwm clk <= NOT(pwm clk);</pre>
33
                   end if;
34
              end if;
35
          end process;
36
      end architecture;
37
```

pwm.vhd

```
09
                   pwm clk: in std logic;
10
                   pwm: out std logic;
11
                   count vec: out std logic vector(BITS DUTY-1 downto 0));
12
      END ENTITY;
13
      architecture pwm of pwm is
14
15
          signal duty int: integer range 0 to 2**BITS DUTY - 1;
16
          duty int <= to_integer(unsigned(duty));</pre>
17
18
          process(pwm clk)
19
               constant COUNT MAX: integer := 2**BITS DUTY - 2;
20
               variable count: integer range 0 to COUNT MAX := COUNT MAX;
21
              begin
22
                   if rising edge (pwm clk) then
23
                       if count = COUNT MAX then
24
                            count := 0;
25
                       else
26
                           count := count + 1;
27
                       end if;
28
                       if count = 0 then
                           pwm <= '1';
29
30
                       end if;
31
                       if count = duty_int then
32
                           pwm <= '0';
33
                       end if;
34
                   end if;
35
                   count vec <= std logic vector(to unsigned(count, BITS DUTY));</pre>
36
               end process;
37
      end architecture;
38
```

b.)


Duty = 0



Duty = 1



Duty = 6



Duty = 7

	Name	Value at 0 ps	0 ps 80.0 ns	160.0 ns	240.0 ns	320.0 ns	400.0 ns	480.0 ns	560 _. 0 ns	640 ₋ 0 ns	720.0 ns	800 _: 0 ns	880.0 ns	960 _. 0 ns
			0 ps											
in	clk	B 0		mmmmm	mnnnnn		m		m		mmmm			
B	pwm_clk	B 0												
3	count	U 6	0 1	X 2 X	3 / 4	5	(6 X	0 1	X 2	3)	4 5	X 6 X	0 X	1 2
<u>₩</u>	duty	U 7												
out	pwm_ou	B 0												

- c.) Simulations are similar to the figure and the pwm pulse does start at zero.
- d.) To demonstrate the PWM functionality, I used pwm_demo to divide the 50hz CLK frequency down to CLK_PWM. I specified BITS_DUTY=3, and used three switches on the Terasic as the three duty input bits. I also set the pwm output to RLED0, and observed that the LED was dimmed more when the duty cycle was less, turned off completely when the duty cycle was zero, and turned on completely when the duty cycle was 7.