David Elliott

Evan Yeh

EE125 Homework #2

Problem 1: Multiple Detector

VHDL Code:

```
01
02 library ieee;
03 use ieee.std logic 1164.all;
04 use ieee.numeric std.all;
   _____
05
06 entity multiple detector is
07
       generic (
8 0
           NUM BITS: natural := 5);
09
      port (
           a,b: in std logic vector(NUM BITS-1 downto 0);
10
11
           is multiple: out boolean;
12
           invalid inp: out boolean);
13 end entity;
14
15 architecture multiple detector of multiple detector is
       -- internal unsigned operands
16
       signal a unsig, b unsig: unsigned(NUM BITS-1 downto 0);
17
18 begin
19
       a unsig <= unsigned(a);</pre>
20
       b unsig <= unsigned(b);</pre>
21
22
       is multiple \leq (a unsig mod b unsig = 0) and (b unsig /= 0);
23
       invalid inp <= b unsig = 0;
24
25 end architecture;
```

Simulation Results:

Tests cases:

- a = 0 : 0 is a multiple of all numbers (except 0)
- b = 0: No number can be a multiple of 0
- a > b
- a < b
- random test cases



Problem 2: Absolute difference calculator

VHDL Code:

```
absolute_difference.vhd
```

```
0.1
02 library ieee;
03 use ieee.std logic 1164.all;
04 use ieee.numeric std.all;
05 use ieee.math real.all;
06 use work.user types.all;
07
   ______
08 entity absolute difference is
09
      generic (
10
          SIZE: natural := 6;
11
          BITS: natural := 5;
          EXTRABITS: natural := 3); --integer(ceil(log2(SIZE))));
12
13
     port (
          -- a, b: in slv array(0 to SIZE - 1)(BITS - 1 downto 0);
14
15
          -- for simulation:
16
          a0, a1, a2, a3, a4, a5, b0, b1, b2, b3, b4, b5: in
17
             std logic vector(BITS - 1 downto 0);
          final diff: out std logic vector(BITS + EXTRABITS - 1 downto 0));
18
19 end entity;
20 -----
21 architecture generic chain of absolute difference is
22
       type unsigned array is array (natural range <>) of unsigned;
23
       -- internal array of differences
       signal abs_diffs: unsigned_array(0 to SIZE - 1)(BITS + EXTRABITS - 1 downto 0);
24
25
       -- cumulative sum of differences
26
       signal sums: unsigned array(0 to SIZE - 1)(BITS + EXTRABITS - 1 downto 0);
27
       -- for simulation, input arrays
28
       signal a : slv_array(0 to SIZE - 1)(BITS - 1 downto 0) := (a0,a1,a2,a3,a4,a5);
       signal b : slv array(0 to SIZE - 1)(BITS - 1 downto 0) := (b0,b1,b2,b3,b4,b5);
29
30 begin
31
       -- initializing first element of internal arrays
32
       abs diffs(0) <= unsigned(abs(resize(signed(a(0)), BITS + EXTRABITS) -
33
                                 resize(signed(b(0)), BITS + EXTRABITS)));
34
       sums(0) <= unsigned(abs diffs(0));</pre>
35
36
      -- calculate each difference and cumulative sum
37
       gen: for i in 1 to SIZE - 1 generate
38
          abs diffs(i) <= unsigned(abs(resize(signed(a(i)), BITS + EXTRABITS) -
39
                                     resize(signed(b(i)), BITS + EXTRABITS)));
40
          sums(i) <= sums(i-1) + unsigned(abs diffs(i));</pre>
41
       end generate;
42
43
       -- final difference is last element of cumulative sum array
44
       final diff <= std logic vector(sums(SIZE - 1));</pre>
45
46 end architecture;
user_types.vhd
   _____
1
   library ieee;
   use ieee.std logic 1164.all;
4
5
   package user types is
      type slv array is array (natural range <>) of std logic vector;
   end package;
```

Simulation Results:

Test cases:

- maximum absolute difference
- zero absolute difference and zero input
- zero absolute difference
- random test cases

N	ame Value a	t 0 ps	80.0 ns	160.0 ns	240,0 ns	320.0 ns	400.0 ns	480.0 ns	560 _. 0 ns	640 _. 0 ns
<u></u> > a≀	0 S 15		15	0 1	13	X -1) -12	-1	X 4	
<u></u> > a:	1 S -16		-16	0 2	-3	5	-14	-5	-12	
} > a:	2 S 15		15	0 3	5	12	X 1	5	-2	
≽ > a:	3 S -16		-16	0	11	13	X -7	12	X -12	
≽ > a4	4 S 15		15	0 -5	X -1	X 2	12	-16	-13	
≽ > a!	5 S -16		-16	06	9	X 7	X 4	12	X 4	
≽ > b(0 S -16		-16	0	-12	X -7	X -11	X -4	X 11	
≽ > b:	1 S 15		15	0	8	Х 9	X -7	10	14	
≽ > b:	2 S -16		-16	0 3	X 4	Х 3	13	-9	Х -5	
≽ > b:	3 S 15		15	0	-1	-8	-11	14	-11	
> b4	4 S -16		-16	0 -5	X -2	15	-12	7	X 4	
> b!	5 S 15		15	0 \ -6	13	-16	X 6	X 1	(-3	
∯ > fii	nal_diff U X	XX	186	0	Ж	54	76	50 (4) 68	VAALC	**

Problem 3: Leading-ones counter

VHDL Code:

```
02 LIBRARY ieee;
03 USE ieee.std logic 1164.all;
04 USE ieee.numeric std.all;
05 use IEEE.math real.all;
06 -----
                                _____
   ENTITY leading ones IS
07
       GENERIC (N: INTEGER :=8 ); --number of input bits
08
       PORT (x: IN STD_LOGIC_VECTOR(N-1 DOWNTO 0);
09
               ssd: OUT STD LOGIC VECTOR (6 DOWNTO 0);
10
11
               y: buffer integer);
12 END ENTITY;
13 -----
14 ARCHITECTURE leading ones OF leading ones IS
15
       --define type int vector to store a vector of integers
16
       type int vector is array(N-1 downto 0) of integer;
17
       --first ones is a copy of the input x, but with only the leading ones set
18
       signal first ones: std logic vector(N-1 downto 0);
19
       signal ones count: int vector; --vector for summing up the ones
20 BEGIN
21
       first ones (N-1) \le x(N-1);
22
       ones count (N-1) \le 1 when x(N-1) = 1' else 0;
23
       gen: for i in N-2 downto 0 generate
24
           first ones(i) \leftarrow first ones(i+1) and x(i); --cut off ones when hit zero
25
           --increment sum if this element is one
26
           ones count(i) \le count(i+1) + 1 when (first ones (i) = '1') else
                         ones count(i+1);
27
       end generate;
28
                        -- the final sum is the last (0th) bit in the ones count
       y<=ones count(0);</pre>
                          --vector
29
       --Encode into ssd bits
30
       with y select
31
           ssd <= "0000001" when 0,
                  "1001111" when 1,
32
                   "0010010" when 2,
33
34
                   "0000110" when 3,
35
                   "1001100" when 4,
                  "0100100" when 5,
36
37
                  "0100000" when 6,
                  "0001111" when 7,
38
                  "0000000" when 8,
39
                   "0000100" when 9,
40
41
                  "0110000" when others;
42 END ARCHITECTURE;
43
```

Simulation Results:

Test cases:

- given cases
- random cases