David Elliott


Evan Yeh

EE125 Homework #3


# Exercise 1:

b.) arch1, arch2, arch3 are compiled and RTL views are shown below:


### arch1:



## arch2:



## arch3:




All circuits match with our predicted ones.

## Exercise 2:


d.) RTL View:

Code1:



There are a total of 4 flip-flops in the generated view, same as our prediction.


### Code2:




There are still 4 flip-flops in the generated view, same as our prediction.

## e.) Simulation Results

### Code1:



Code2:




Both waveforms align with our predictions.

### Exercise 3:

a.)

```
01
02
    library ieee;
03 use ieee.std logic 1164.all;
04 use ieee.numeric std.all;
05
06
   entity leading_ones_sequential is
07
         generic (N: integer := 8 ); --number of input bits
         port (x: in std logic vector(N-1 downto 0);
08
               clk: in std logic;
09
10
               ssd: out std logic vector(6 downto 0);
11
               cnt: buffer integer);
12
    end entity;
13
14
   architecture leading ones sequential of leading ones sequential is
15
16
        process(x,clk)
17
             variable count: integer := 0;
18
             begin
19
                  if rising edge (clk) then
                      count := 0;
20
21
                      for i in N-1 downto 0 loop
22
                          if (x(i) = '1') then
23
                               count := count + 1;
24
                          else
25
                               exit;
26
                          end if;
27
                      end loop;
28
29
                      cnt <= count;
30
31
                      --encode into ssd bits
32
33
                      case count is
34
                          when 0 => ssd <= "0000001";</pre>
                          when 1 => ssd <= "10011111";</pre>
35
36
                          when 2 => ssd <= "0010010";</pre>
37
                          when 3 => ssd <= "0000110";</pre>
                          when 4 => ssd <= "1001100";</pre>
38
39
                          when 5 => ssd <= "0100100";</pre>
40
                          when 6 => ssd <= "0100000";</pre>
                          when 7 => ssd <= "0000001";</pre>
41
                          when 8 => ssd <= "0000000";</pre>
42
43
                          when 9 => ssd <= "0000100";</pre>
44
                          when others => ssd <= "0110000";</pre>
45
                      end case;
46
                 end if;
47
         end process;
48
    end architecture;
49
```


- b.) Sequential code is easier to write. It is more intuitive and requires fewer signals.
- c.) Using the same test cases as last week:



#### Exercise 4

c.) For simulation, we counted 5 clock cycles before debouncing, so our debounce counter was 3 bits -> 3 flip flops. Then there is one more flip flop for if the button is debounced. (4 total flip flops) For synthesis, we want to count 1000000 clocks, so 20 bits would be needed for the counter and then one more for if the button is debounced (21 total flip flops).

d.)



The above RTL view agrees with our prediction of 4 flip flops (for simulation).

#### Code:

#### debouncer demo.vhd

```
2
    library ieee;
3
    use ieee.std_logic_1164.all;
4
5
    entity debouncer demo is
        generic (t debounce: integer := 1000000);
6
7
        PORT (x: in std logic;
8
                clk: in std logic;
9
                rst: in std logic;
10
                ssd debounced pins: OUT STD LOGIC VECTOR (6 DOWNTO 0);
                 ssd bounced pins: OUT STD LOGIC VECTOR (6 DOWNTO 0));
11
12
   END ENTITY;
13
14
    architecture debouncer demo of debouncer demo is
15
        signal y: std logic;
16
        signal num debounced: integer range 0 to integer'high;
17
        signal num bounced: integer range 0 to integer'high;
18
   begin
        debouncer: entity work.switch debouncer(switch debouncer) port map(x, y, clk);
19
        ssd debounced : entity work.ssd(ssd) port map(num debounced, ssd debounced pins);
20
        ssd bounced : entity work.ssd(ssd) port map(num bounced, ssd bounced pins);
21
22
        process(x, y, rst)
23
        begin
                if rst = '0' then
24
25
                     num debounced <= 0;
26
                     num bounced <= 0;</pre>
27
                else
28
                     if falling edge(x) then
29
                         num bounced <= num bounced + 1;</pre>
30
                         if num bounced = 9 then
31
                             num bounced <= 0;</pre>
```

```
32
                     end if;
33
                  end if;
                  if falling_edge(y) then
34
35
                     num debounced <= num debounced + 1;</pre>
36
                     if num debounced = 9 then
37
                        num debounced <= 0;
38
                     end if;
39
                  end if;
40
              end if;
41
       end process;
42 end architecture;
43
switch_debouncer.vhd
   library ieee;
3
  use ieee.std logic 1164.all;
4
5
   entity switch debouncer is
       generic (t debounce: integer := 1000000);
7
       PORT (x: in std logic;
8
             y: buffer std logic;
9
             clk: in std logic);
10 END ENTITY;
11 -----
12 architecture switch debouncer of switch debouncer is
13 begin
14
      process(clk)
15
          variable t: integer range 0 to t debounce;
16
          begin
17
              if rising edge(clk) then
                  if t = t debounce then
18
19
                     y <= x;
20
                  end if;
21
                  if x /= y then
22
                     t := t + 1;
23
24
                     t := 0;
25
                  end if;
26
              end if;
27
          end process;
28 end architecture;
29
ssd.vhd
1
  LIBRARY ieee;
   USE ieee.std_logic_1164.all;
   ENTITY ssd IS
       PORT (num: in integer;
7
         ssd: OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
8
  END ENTITY;
9
   ______
10 ARCHITECTURE ssd OF ssd IS
11 BEGIN
12
    with num select
          ssd <= "0000001" when 0,
13
                  "1001111" when 1,
14
```

```
"0010010" when 2,
15
             "0000110" when 3,
16
             "1001100" when 4,
17
              "0100100" when 5,
18
              "0100000" when 6,
19
              "0001111" when 7,
20
21
              "0000000" when 8,
              "0000100" when 9,
22
              "0110000" when others;
23
24 END ARCHITECTURE;
25 -----
```