b.) State transition diagrams:			

David Elliott


Exercise 9.6:

EE125 Homework #5

a.) Block Diagram:

Evan Yeh

- c.) T1 is registered since there are different speeds for the light rotator. With the largest value of T1 as 12,500,000, T1 should be ceil(log(12500000)) = 24 bits long, inferring 24 dffs. t, which counts up to T1 will also have to hold a value as large as 12,500,000 (minus 1), requiring 24 bits, 24 dffs. T1_index is essentially a sequentially encoded state for the FSM of controlling the speed. There are 6 speeds to loop through, so T1_index goes from 0 to 5, requiring ceil(log(6)) = 3 bits, 3 dffs. Then assuming sequential encoding for the main FSM of light rotator states, there are 12 states, so ceil(log2(12)) = 4 bits are needed, 4 dffs. In total there should be 24 + 24 + 3 + 4 = 55 dffs.
- d.) Looking at the RTL view, T1 ended up inferring 31 dffs, as did T1_index. The encoding for the FSM states turned out to be one hot, so 12 bits, 12 dffs, were inferred. The rest of the predictions match.



e.) Code:

```
001
002
       library ieee;
003
      use ieee.std_logic_1164.all;
004
005
       entity light rotator is
006
          port (
007
          stp, clk, rst, dir, spd: in std logic;
800
           ssd: out std logic vector(6 downto 0));
009
       end entity;
010
       _____
       architecture moore_fsm of light_rotator is
011
012
013
       --FSM-related declarations:
014
       type state is (A, AB, B, BC, C, CD, D, DE, E, EF, F, FA);
015
       signal pr state, nx state: state;
016
017
       --Timer-related declarations:
018
       type int_array is array (integer range <>) of integer;
019
       constant T1 TABLE: int array(0 to 5) := (12 500 000, -- 250ms @fclk=50Mhz
020
                                                               9 000 000, -- 180ms @fclk=50Mhz
                                                                6 500 000, -- 130ms @fclk=50Mhz
021
                                                                5_000_000, -- 100ms @fclk=50Mhz
022
                                                                3_500_000, -- 70ms @fclk=50Mhz
023
                                                                2 000 000); -- 40ms @fclk=50Mhz
024
025
       signal T1: natural := T1_TABLE(0); --120ms @ fclk=50MHz
       constant T2: natural := 1_000_000; --20ms @ fclk=50MHz
026
027
       constant tmax: natural := T1-1; --tmax ≥ max(T1,T2)-1
028
       signal t: natural range 0 to tmax;
029
       signal debounced: std logic := '0'; --signal for debounced spd switch press
030
       signal T1_index: integer := 0; --index for table of T1
031
032
      begin
033
           debouncer: entity work.switch debouncer(switch debouncer) port map(spd, debounced, clk);
034
035
           -- Timer (using strategy #1):
036
           process (clk, rst, stp)
037
               begin
               if rst='0' then
038
                   t <= 0;
039
040
               elsif rising edge(clk) and stp='0' then
041
                   if pr state /= nx state then
```

```
042
                         t <= 0;
043
                    elsif t /= tmax then
044
                        t <= t + 1;
045
                    end if;
046
                end if;
047
           end process;
048
049
            --Speed controller
050
           process (debounced, spd, clk)
051
                begin
052
                if falling edge (debounced) then
053
                    T1_index <= T1_index + 1;</pre>
054
                     if T1 index = 5 then
                         \overline{11} index <= 0;
055
056
                    end if;
057
                    T1 <=T1 TABLE(T1 index);
058
                end if;
059
           end process;
060
            --FSM state register:
061
062
           process (clk, rst)
063
                begin
064
                if rst='0' then
065
                    pr_state <= A;</pre>
066
                elsif rising_edge(clk) then
067
                    pr_state <= nx_state;</pre>
                end if;
068
069
            end process;
070
071
            --FSM combinational logic:
072
           process (all)
073
                begin
074
                case pr state is
075
                    when A =>
                         ssd <= "01111111";
076
077
                         if dir = '1' then
078
                             if t >= T1-1 then -- or t=T1-1
079
                                  nx_state <= AB;</pre>
080
                             else
081
                                  nx state <= A;
082
                             end if;
083
                         else
084
                              if t >= T1-1 then -- or t=T1-1
085
                                 nx_state <= FA;</pre>
086
                              else
087
                                 nx_state <= A;</pre>
088
                             end if;
089
                         end if;
090
                    when AB =>
091
                         ssd <= "0011111";
092
                         if dir = '1' then
093
                             if t >= T2-1 then -- or t=T2-1
                                  nx_state <= B;</pre>
094
095
                             else
096
                                 nx state <= AB;
097
                             end if;
098
                         else
099
                             if t >= T2-1 then -- or t=T2-1
100
                                 nx_state <= A;</pre>
101
                             else
102
                                 nx_state <= AB;</pre>
103
                             end if;
104
                         end if;
105
                    when B =>
                         ssd <= "10111111";
106
107
                         if dir = '1' then
108
                             if t >= T1-1 then -- or t=T1-1
109
                                  nx_state <= BC;</pre>
110
                                  nx_state <= B;</pre>
111
```

```
112
                            end if;
113
                        else
114
                            if t >= T1-1 then -- or t=T1-1
115
                               nx_state <= AB;</pre>
116
117
                               nx state <= B;
118
                            end if;
119
                       end if;
                   when BC =>
120
                       ssd <= "1001111";
121
122
                        if dir = '1' then
123
                            if t >= T2-1 then -- or t=T2-1
124
                               nx state <= C;
125
126
                               nx state <= BC;
127
                            end if;
128
                       else
129
                            if t >= T2-1 then -- or t=T2-1
130
                               nx state <= B;
131
132
                               nx state <= BC;
133
                            end if;
134
                       end if;
135
                   when C =>
136
                       ssd <= "11011111";
137
                        if dir = '1' then
138
                            if t >= T1-1 then -- or t=T1-1
139
                               nx state <= CD;
140
                            else
141
                               nx_state <= C;
142
                           end if;
143
                        else
144
                            if t >= T1-1 then -- or t=T1-1
145
                               nx state <= BC;
146
147
                               nx state <= C;
148
                            end if;
                        end if;
149
150
                   when CD =>
                       ssd <= "1100111";
151
                        if dir = '1' then
152
                            if t >= T2-1 then -- or t=T2-1
153
154
                               nx state <= D;
155
                            else
156
                               nx_state <= CD;
157
                            end if;
158
                        else
159
                            if t >= T2-1 then -- or t=T2-1
160
                               nx state <= C;
161
                            else
162
                               nx state <= CD;
163
                            end if;
164
                       end if;
165
                   when D =>
166
                        ssd <= "11101111";
                        if dir = '1' then
167
                            if t >= T1-1 then -- or t=T1-1
168
169
                               nx_state <= DE;</pre>
170
                            else
171
                               nx_state <= D;</pre>
                            end if;
172
173
                        else
174
                            if t >= T1-1 then -- or t=T1-1
175
                               nx state <= CD;
176
177
                               nx state <= D;
                            end if;
178
179
                       end if;
180
                   when DE =>
                        ssd <= "1110011";
181
```

```
if dir = '1' then
182
                            if t >= T2-1 then -- or t=T2-1
183
                                nx_state <= E;
184
185
186
                                nx state <= DE;
187
                            end if;
188
                        else
189
                            if t >= T2-1 then -- or t=T2-1
190
                                nx_state <= D;</pre>
191
                            else
192
                               nx state <= DE;
193
                            end if;
194
                        end if;
195
                    when E =>
                        ssd <= "1111011";
196
                        if dir = '1' then
197
                            if t >= T1-1 then -- or t=T1-1
198
199
                                nx_state <= EF;</pre>
200
201
                               nx state <= E;
202
                            end if;
203
                        else
204
                            if t >= T1-1 then -- or t=T1-1
205
                               nx_state <= DE;</pre>
206
207
                               nx state <= E;
208
                            end if;
209
                        end if;
210
                    when EF =>
                        ssd <= "1111001";
211
                        if dir = '1' then
212
213
                            if t >= T2-1 then -- or t=T2-1
214
                                nx_state <= F;</pre>
215
216
                                nx state <= EF;
217
                            end if;
218
                        else
219
                            if t >= T2-1 then -- or t=T2-1
220
                               nx_state <= E;
221
222
                                nx state <= EF;
223
                            end if;
224
                        end if;
225
                    when F =>
                        ssd <= "11111101";
226
227
                        if dir = '1' then
228
                            if t >= T1-1 then -- or t=T1-1
                                nx state <= FA;
229
230
231
                                nx state <= F;
232
                            end if;
233
                        else
234
                            if t >= T1-1 then -- or t=T1-1
235
                               nx_state <= EF;</pre>
236
237
                                nx state <= F;
238
                            end if;
239
                        end if;
240
                    when FA =>
                        ssd <= "01111101";
241
                        if dir = '1' then
242
243
                            if t >= T2-1 then -- or t=T2-1
                                nx_state <= A;</pre>
244
245
246
                               nx_state <= FA;</pre>
247
                            end if;
248
                        else
249
                            if t >= T2-1 then -- or t=T2-1
250
                                nx state <= F;
251
                            else
```