


Digital System Design Course



WIRELESS

INFOTAINMENT


NETWORKING

GALAXIC

Introduction- Motivation




Sistemas Digitales II



Skills


Flash.....
Smart...





$$\frac{\sqrt{\cancel{2}}}{\cancel{2}} = \sqrt{}$$


$$\frac{1}{n} \sin x = ?$$



$$\cancel{\frac{1}{n}} \cancel{\sin} x =$$


$$\text{six} = 6$$

$$\lim_{x \rightarrow 8} \frac{1}{x - 8} = \infty$$




$$\lim_{x \rightarrow 5} \frac{1}{x - 5} = \infty$$

Sistemas Digitales II



Sistemas Digitales II



Initialize Memory

Memory Name: |mem_ram:800(LPM_RAM_DQ:2)altrom:sram|content

Address: Value:

00	0001	0010	000A	0000	0000	0000	0000
07	0000	0000	0000	0000	0000	0000	0000
0E	0000	0000	0000	0001	0001	0002	0003
15	0005	0008	0000	0015	0022	0000	0000
1C	0000	0000	0000	0000	0000	0000	0000
23	0000	0000	0000	0000	0000	0000	0000
2A	0000	0000	0000	0000	0000	0000	0000
31	0000	0000	0000	0000	0000	0000	0000
38	0000	0000	0000	0000	0000	0000	0000
3F	0000	0000	0000	0000	0000	0000	0000

Addr Radix: ☐ BIN ☐ OCT ☐ DEC ☒ HEX

Value Radix: ☐ BIN ☐ OCT ☐ DEC ☒ HEX

☐ List One Address Per Line

Memory Info:
Depth: 256
Width (Bits): 16
Type: RAM

Initialize to 0's
Initialize to 1's
Import File...
Export File...

OK Cancel

Initialize Memory

Memory Name: |mem_rom:714(LPM_ROM:1)altrom:srom|content

Address: Value:

00	0000	0404	0449	4895	0044	0889	1808
07	0C48	1048	1448	0884	0189	0105	56C5
0E	5D37	02D8	5B15	4D95	0189	0145	5255
15	5D37	0118	5B15	4D95	239F	0000	0000
1C	0000	0000	0000	0000	0000	0000	0000
23	0000	0000	0000	0000	0000	0000	0000
2A	0000	0000	0000	0000	0000	0000	0000
31	0000	0000	0000	0000	0000	0000	0000
38	0000	0000	0000	0000	0000	0000	0000
3F	0000	0000	0000	0000	0000	0000	0000

Addr Radix: ☐ BIN ☐ OCT ☐ DEC ☒ HEX

Value Radix: ☐ BIN ☐ OCT ☐ DEC ☒ HEX


☐ List One Address Per Line

Memory Info:
Depth: 256
Width (Bits): 16
Type: ROM

Initialize to 0's
Initialize to 1's
Import File...
Export File...

OK Cancel

Sistemas Digitales



Sistemas Digitales

Datapath


FSMs

Diseño






1.1 Basic logic gates



$$F = x$$

Driver


x	F
0	0
1	1



$$F = x + y$$

OR


x	y	F
0	0	0
0	1	1
1	0	1
1	1	1



$$F = x \cdot y$$

AND

x	y	F
0	0	0
0	1	0
1	0	0
1	1	1




$$F = x \oplus y$$

XOR

x	y	F
0	0	0
0	1	1
1	0	1
1	1	0


1.1 Basic logic gates



$$F = x'$$

Inverter


x	F
0	1
1	0



$$F = (x + y)'$$

NOR


x	y	F
0	0	1
0	1	0
1	0	0
1	1	0



$$F = (x \cdot y)'$$

NAND

x	y	F
0	0	1
0	1	1
1	0	1
1	1	0




$$F = x \odot y$$


XNOR

x	y	F
0	0	1
0	1	0
1	0	0
1	1	1

1.2 Combinational components




$O =$
 I_0 if $S=0..00$
 I_1 if $S=0..01$
 ...
 $I(m-1)$ if $S=1..11$



$O_0 = 1$ if $I=0..00$
 $O_1 = 1$ if $I=0..01$
 ...
 $O(n-1) = 1$ if $I=1..11$


With enable input $e \rightarrow$
 all O 's are 0 if $e = 0$



$sum = A + B$
 (first n bits)
 $carry = (n+1)$ 'th
 bit of $A+B$

With $carry$ -in input $C_i \rightarrow$
 $sum = A + B + C_i$

1.2 Combinational components



1.3 Combinational logic design

A) Problem description

- y is 1 if a is to 1, or b and c are 1.
- z is 1 if b or c is to 1, but not both, or if all are 1.

B) Truth table

Inputs			Outputs	
a	b	c	y	z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

1.3 Combinational logic design

C) Output equations

$$y = a'bc + ab'c' + ab'c + abc' + abc$$

$$z = a'b'c + a'bc' + ab'c + abc' + abc$$

D) Minimized output equations

y

		bc			
a		00	01	11	10
0		0	0	1	0
1		1	1	1	1


$$y = a + bc$$

z


		bc			
a		00	01	11	10
0		0	1	0	1
1		0	1	1	1

$$z = ab + b'c + bc'$$

1.3 Combinational logic design



2.1 Sequential components




2.2 Sequential logic design


A) Problem Description

- You want to construct a clock divide
- Slow down your pre-existing clock so that you output *a1* for every four clock cycles

B) State Diagram



2.2 Sequential logic design



□ Given this implementation model

❖ Sequential logic design quickly reduces to combinational logic design

2.2 Sequential logic design

D) State Table (Moore-type)

Inputs			Outputs		
Q1	Q0	a	I1	I0	x
0	0	0	0	0	0
0	0	1	0	1	
0	1	0	0	1	0
0	1	1	1	0	
1	0	0	1	0	0
1	0	1	1	1	
1	1	0	1	1	1
1	1	1	0	0	

2.2 Sequential logic design

E) Minimized Output Equations

I1 Q_1Q_0

a \	00	01	11	10
0	0	0	1	1
1	0	1	0	1

$$I1 = Q_1'Q_0a + Q_1a' + Q_1Q_0'$$

I0 Q_1Q_0

a \	00	01	11	10
0	0	1	1	0
1	1	0	0	1


$$I0 = Q_0a' + Q_0'a$$

x Q_1Q_0



a \	00	01	11	10
0	0	0	1	0
1	0	0	1	0

$$x = Q_1Q_0$$

2.2 Sequential logic design




2.2 Sequential logic design: FSM



2.2 Sequential logic design: FSM

□ Basic FSM Structure



FSM Block Diagram

2.2 Sequential logic design: VHDL

LENGUAJES DE DESCRIPCIÓN DE HARDWARE

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_SIGNED.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY MUX IS
PORT(
    A,B,S: IN STD_LOGIC;
    Z: OUT STD_LOGIC);
END;

ARCHITECTURE FIRST OF MUX IS
BEGIN
    CASE S IS
        WHEN 0 => Z<=A;
        WHEN 1 => Z<=B;
    END CASE;
END FIRST;
```


Verilog HDL:

Verilog Hardware
Description Language

VHDL:



Very High Speed Integrated
Circuit HDL

3. Digital System Basic Model




Controller and Datapath

3. View inside: controller and datapath




3. Synchronous System Structure




4. Anatomy of a Computer

□ Block diagram view: processor




4. Anatomy of a Computer

□ *Block diagram view: memory system*



4. Anatomy of a Computer


□ Block diagram view: memory system



4.1 Anatomy of a Digital System

□ Block diagram view


- ❖ *Data path*: functional building blocks are involved
- ❖ *Control path*: circuits of decision are involved




4.2 Anatomy of a Basic Processor

□ Block diagram view


- ❖ *Data path*: ALU and registers
- ❖ *Control path*: control unit




Data-Path Unit Design: UV1-2005



Load/store architecture




Data-Path Unit Design: UV2-2005



Load/store architecture




Data-Path Unit Design: UV2-2005



Load/store architecture !!




Superscalar processor




Systolic Implementation: DNA Processor

□ *DNA processor* → uni-dimensional architecture



Systolic Implementation: DNA Processor

□ *DNA processor* → uni-dimensional architecture



Univalle
the best





2.89



FSM-AFSM



MIKE

DATA PATH

