




# *Digital System Design Course*



*Professor: Jaime Velasco-Medina*  
*Bionanoelectronics Group*




# *Digital System Design Course*






**ALTERA®**



*Digital System Design Course*




# *Finite States Machine Design*



*Lecture 10-0*




# *Multiplier Design*




# 1. Binary Multiplier

*algorithm*




# 1. Binary Multiplier

Datapath específico



# 1. Binary Multiplier


ASM diagram





# Multiplication

ASM diagram




# Multiplication


ASM diagram

Algoritmo → Procesador UV2009

$R6, R7 \leftarrow M[500] * R4$



# Multiplication



# Multiplicación

## 1. Cargar Datos

Registros a usar:

R0 = B (dato 1: multiplicando)

R4 = Q (dato 2: multiplicador)

R7 = Q (PL)

R6 = A (PH)

R1, R2 y R3 = Registros auxiliares

1


B ← Multiplicando  
Q ← Multiplicador  
A ← 0  
Cnt ← n

1

Rin ← M[500] (dato1)  
R0 ← Rin  
R4 ← (dato 2)  
R6 ← 0, R7 ← 0, RA ← 0,  
RB ← 0  
Cnt ← n

# Multiplicación

## 2. Determinar $Q_0$



2

$RA \leftarrow R4, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 0)$   
 $R1 \leftarrow RC$   
 $RA \leftarrow R1, RB \leftarrow 0$   
 $RC \leftarrow \text{Shl}([RA + RB], 0)$   
 $R1 \leftarrow RC$   
 $RA \leftarrow R4, RB \leftarrow R1$   
 $RC \leftarrow R4 - R1$

Entonces:


Si  $R4 - R1 = X$ ,  $C=1$   
 $R4 - R1 = X$ ,  $C=0$

$C=1, \rightarrow Q_0=0$

$C=0, \rightarrow Q_0=1$

# Multiplicación

## 2. Determinar Qo



2

$RA \leftarrow R4, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 0)$   
 $R1 \leftarrow RC$   
 $RA \leftarrow R1, RB \leftarrow 0$   
 $RC \leftarrow \text{Shl}([RA + RB], 0)$   
 $R1 \leftarrow RC$   
 $RA \leftarrow R4, RB \leftarrow R1$   
 $RC \leftarrow R4 - R1$

Entonces:


Si  $R4 - R1 = 0$ ,  $Z=1$   
 $R4 - R1 = 1$ ,  $Z=0$

$Z=1 \rightarrow Q_0=0$   
 $Z=0 \rightarrow Q_0=1$




# *Multiplicación*

## 3. Sumar



# Multiplicación

## 4. Rotar AQ con el carry [C]



## 1. Evaluar bit carry de operación: $RC \leftarrow RA + RB$

Si  $C=0$ :

4


$RA \leftarrow R6, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 0)$   
 $R2 \leftarrow RC$

Si  $C=1$ :

$RA \leftarrow R6, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 1)$   
 $R2 \leftarrow RC$

# Multiplicación

4. Rotar AQ con el carry [C]




2. Evaluar bit R6[0]

④

$$RA \leftarrow R6, RB \leftarrow 0$$
$$RC \leftarrow \text{Shr}([RA + RB], 0)$$
$$R3 \leftarrow RC$$
$$RA \leftarrow R3, RB \leftarrow 0$$
$$RC \leftarrow \text{Shl}([RA + RB], 0)$$
$$R3 \leftarrow RC$$
$$RA \leftarrow R6, RB \leftarrow R3$$
$$RC \leftarrow R6 - R3$$

# Multiplicación

## 4. Rotar AQ con el carry [C]



## 3. Evaluar bit zero de operación: $RC \leftarrow R6 + R3$

Si  $Z=0$  ( $R6[0]=1$ ):

④

$RA \leftarrow R4, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 1)$   
 $R4 \leftarrow RC, R7 \leftarrow RC$   
 $RA \leftarrow 0, RB \leftarrow 0$   
 $\text{Cnt} \leftarrow \text{Cnt} - 1$

Si  $Z=1$  ( $R6[0]=0$ ):

$RA \leftarrow R4, RB \leftarrow 0$   
 $RC \leftarrow \text{Shr}([RA + RB], 0)$   
 $R4 \leftarrow RC, R7 \leftarrow RC$   
 $RA \leftarrow 0, RB \leftarrow 0$   
 $\text{Cnt} \leftarrow \text{Cnt} - 1$

# Calcular LSB. v1

Calcular LSB  $[R0] = R0_0$

1.  $R0_{n-1} = 0$        $R_{aux} > R0$

R0	111100
$R_{aux}$	111100
shr,0	$\xrightarrow{\quad}$ 011110
shl,1	111101 $\xleftarrow{\quad}$
R0	111100
$R_{aux}$	- 111101
	<hr/> 111111

$C = 1 \rightarrow \text{LSB} = 0$

2.  $R0_{n-1} = 1$        $R_{aux} \leq R0$

R0	110111
$R_{aux}$	110111
shr,0	$\xrightarrow{\quad}$ 011011
shl,1	110111 $\xleftarrow{\quad}$
R0	110111
$R_{aux}$	- 110111
	<hr/> 000000

$C = 0 \rightarrow \text{LSB} = 1$

# Calcular MSB: v1

Calcular MSB  $[R0] = R0_{n-1}$

1.  $R0_{n-1} = 0$        $R_{aux} > R0$

R0	011011
$R_{aux}$	100000
R0	011011
	-
$R_{aux}$	100000
	<hr/>
	111011

$C = 1 \rightarrow MSB = 0$

2.  $R0_{n-1} = 1$        $R_{aux} \leq R0$

R0	110101
$R_{aux}$	100000
R0	110101
	-
$R_{aux}$	100000
	<hr/>
	010101

$C = 0 \rightarrow MSB = 1$



# Calcular LSB: v2 (ALU)

Calcular LSB [R0] = R0<sub>0</sub>

1. R0<sub>n-1</sub> = 0      Raux = 1

R0	101100
And	
R <sub>aux</sub>	000001
	<hr/>
	000000

Z = 0 → LSB = 0

2. R0<sub>n-1</sub> = 1      Raux = 1

R0	100111
And	
R <sub>aux</sub>	000001
	<hr/>
	000001

Z = 1 → LSB = 1

# Calcular MSB: v2

Calcular MSB  $[R0] = R0_{n-1}$

1.  $R0_{n-1} = 0$        $R_{aux} = R0$

$R0$	$011011$
$R_{aux}$	$+ 011011$
$R_{aux}$	$0\ 110110$

$C = 0 \rightarrow MSB = 0$




2.  $R0_{n-1} = 1$        $R_{aux} \leq R0$

$R0$	$110101$
$R_{aux}$	$+ 110101$
$R_{aux}$	$1\ 101010$

$C = 1 \rightarrow MSB = 1$


$R1 \leftarrow R0 + R0 \Rightarrow \text{Shl}(R0)$

# *Square Root Design: $\sqrt{X}$*




# *Raíz cuadrada*

Algoritmo:  
diagrama ASM1




# Raíz cuadrada

Algoritmo:  
diagrama ASM2



# Raíz cuadrada

Datapath específico







# Raíz cuadrada

Algoritmo → Procesador UV2009

$$R1 \leftarrow \sqrt{M[500]}$$



# *Raíz cuadrada*



# Raíz cuadrada

## 1. Cargar datos

Determinar los registros a usar:

$R0 = D$  (dato1: radicando)

$R1 = Q$

$R2 = A$

$R3$  y  $R6$  = Registros auxiliares

$$R1 \leftarrow \sqrt{M[500]}$$

1


$D \leftarrow \text{Radicando}$   
 $A \leftarrow 0, Q \leftarrow 0$   
 $\text{Cnt} \leftarrow n/2$

1

$R_{in} \leftarrow M[500]$   
 $R0 \leftarrow R_{in}$   
 $R1 \leftarrow 0, R2 \leftarrow 0$   
 $\text{Cnt} \leftarrow n/2$

# Raíz cuadrada

## 2. Doble desplazamiento del registro A,D



$R0 = D = 0110$

$R1 = Q$

$R2 = A$

$R3 \text{ y } R6 = \text{Reg Auxiliar}$

②

$RA \leftarrow R0, RB \leftarrow 0$

$RC \leftarrow \text{Shr} (RA, 0)$

$R3 \leftarrow RC$

$RA \leftarrow R3, RB \leftarrow 0$

$RC \leftarrow \text{Shr} (RA, 0)$

$R3 \leftarrow RC$

$RA \leftarrow R2, RB \leftarrow R2$

$RC \leftarrow \text{Shl} ([RA + RB], 0)$

$R2 \leftarrow RC$

$RA \leftarrow R2, RB \leftarrow R3$

$RC \leftarrow RA + RB$

$R2 \leftarrow RC$


$RA \leftarrow R0, RB \leftarrow R0$

$RC \leftarrow \text{Shl} ([RA + RB], 0)$


$R0 \leftarrow RC$

$\text{Cnt} \leftarrow \text{Cnt} - 1$

# Raíz cuadrada



Si  $C = 1$  ( $A \geq [Q, 01]$ )



3



$RA \leftarrow R1, RB \leftarrow R1$   
 $RC \leftarrow \text{Shl } ([RA + RB], 1)$   
 $R6 \leftarrow RC$   
 $RA \leftarrow R2, RB \leftarrow R6$   
 $RC \leftarrow RA - RB$   
 $R3 \leftarrow RC$

4

$RA \leftarrow R1, RB \leftarrow 0$   
 $RC \leftarrow \text{Shl } ([RA + RB], 1)$   
 $R1 \leftarrow RC$

# Raíz cuadrada

Si  $C = 0$  ( $A < [Q,01]$ )



5

$RA \leftarrow R2, RB \leftarrow R1$   
 $RC \leftarrow RA + RB$   
 $R2 \leftarrow RC$

6

$RA \leftarrow R1, RB \leftarrow 0$   
 $RC \leftarrow \text{Shl } ([RA + RB], 0)$   
 $R1 \leftarrow RC$



Algoritmo → Procesador UV2009

$$R1 \leftarrow \sqrt{M[500]}$$

