




Digital system design for Dummies












Do not read this...!!!



Students of Electronics Engineering






Laboratory 1 EEPROM













Semiconductor Memories




Memory Arrays






Memory Arrays






1. Memory Devices for Computers




1. Anatomy of a Computer

□ Block diagram view: memory system




1. Anatomy of a Computer

□ Block diagram view: memory system




1. Memory Hierarchy




1. Memory Hierarchy

Want inexpensive, fast memory

- **□** Main memory
 - Large, inexpensive, slow memory stores entire program and data
- **□** Cache
 - ❖ Small, expensive, fast memory stores copy of likely accessed parts of larger memory
 - Can be multiple levels of cache




1. Memory Arrays



1. Memory types

Memory Types	Features
FLASH	Low-cost, high-density, high-speed architecture; low power; high reliability
ROM Read-Only Memory	Mature, high-density, reliable, low cost; time-consuming mask required, suitable for high production with stable code
SRAM Static Random-Access Memory	Highest speed, high-power, low-density memory; limited density drives up cost
EPROM Electrically Programmable Read- Only Memory	High-density memory; must be exposed to ultraviolet light for erasure
EEPROM or E ² Electrically Erasable Programmable Read-Only Memory	Electrically byte-erasable; lower reliability, higher cost, lowest density
DRAM Dynamic Random Access Memory	High-density, low-cost, high-speed, high-power


* FLASH Full-Featured Memory Solution




- ☐ Stores large number of bits
 - $*m \times n: m \text{ words of } n \text{ bits each}$
 - $k = \text{Log}_2(m)$ address input signals
 - \diamond or $m = 2^k$ words
 - **❖** e.g., 4,096 x 8 memory:
 - **32,768** bits
 - 12 address input signals
 - 8 input/output data signals
- ☐ *Memory access*
 - * r/w: selects read or write
 - enable: read or write only when asserted
 - * multiport: multiple accesses to different locations simultaneously

k address signals $\rightarrow 2^k$ words

$\mathbf{A_0}$	$1 \rightarrow 2$	A ₁₀	11 → 2K	A ₂₀	21 → 2M
\mathbf{A}_1	$2 \rightarrow 4$	A ₁₁	12 → 4K	A ₂₁	22 → 4M
$\mathbf{A_2}$	$3 \rightarrow 8$	A ₁₂	13 → 8K	A ₂₂	$23 \rightarrow 8M$
$\mathbf{A_3}$	4 → 16	A ₁₃	14 → 16K	A ₂₃	24 → 16M
$\mathbf{A_4}$	$5 \rightarrow 32$	A ₁₄	15 → 32K	A ₂₄	25 → 32M
\mathbf{A}_{5}	6 → 64	A ₁₅	16 → 64K	A ₂₅	26 → 64M
\mathbf{A}_{6}	7 → 128	A ₁₆	17 → 128K	A ₂₆	27 → 128M
$\mathbf{A_7}$	8 → 25 6	A ₁₇	18 → 256K	A ₂₇	28 → 256M
$\mathbf{A_8}$	9 → 512	A ₁₈	19 → 512K	A ₂₈	29 → 512M
A ₉	$10 \rightarrow 1024 = 1K$	A ₁₉	$20 \rightarrow 1024\text{K} = 1\text{M}$	A ₂₉	$30 \rightarrow 1024M = 1G$



1. Memory Architecture



1. Array Architecture


- \square 2ⁿ words of 2^m bits each
- \square If n >> m, fold by 2^k into fewer *rows* of more *columns*
- ☐ Good regularity easy to design
- ☐ Very high density if good cells are used

- □ ROM used for *storing programs* and *constant tables*
- Conflicting requirements
 - non-volatility
 - (re)-programability


2. ROM Types

- EEPROM: E²PROM and FLASH E²PROM
 - charge on a "floating gate"
 - erased by electrical signal
- ☐ (UV) EPROM
 - charge on a "floating gate"
 - erased by UV light
- □ OTP PROM
 - fusible nichrome/polysilicon links
 - programmed by blowing fuses
- □ ROM
 - * mask-programmed
- \square Emulated ROM \equiv NVRAM \equiv RAM-with-a-battery


- \square N input bits (3) \rightarrow 2^N words (8) by M bits (5)
- ☐ *M arbitrary functions* (5) of *N variables* (3): 8 words by 5 bits



- \square N input bits (3) \rightarrow 2^N words (8) by M bits (5)
- ☐ *M arbitrary functions* (5) of *N variables* (3): 8 words by 5 bits




- ☐ Three inputs:
 - * address bits: 16
 - * chip select
 - * output enable
- One output:
 - typically 8 bits of tristate data output
- Access time (time from stable address to stable data) 450 ns 70 ns



- ☐ Memoria de sólo lectura: ROM
 - La ROM es un conversor de código
 - * No es necesario almacenar los bits en flip-flops
 - Se puede implementar a partir de circuitos combinatorios: decodificadores/codificadores


❖ Diagrama a nivel de bloque: ROM




* Tabla de verdad: ROM


POSICIÓN DE	DIRECCIÓN			PALABRA DE DATOS				
MEMORIA	A2	A1	A0	D3	D2	D1	D 0	
M 0	0	0	0	0	1	0	0	
M1	0	0	1	0	1	1	1	
M2	0	1	0	1	0	1	0	
M3	0	1	1	1	1	0	1	
M4	1	0	0	0	0	1	0	
M5	1	0	1	1	0	1	1	
M6	1	1	0	0	1	1	1	
M7	1	1	1	0	1	0	0	

Implementación física: ROM






Arreglo de interconexión




2.1 ROM 8 x 4 bits: Internal view




Codification:

> función OR de N entradas: diodos




Codification:


> función NOR de N entradas: transistores




Codificador ROM: Diodos




Codificador ROM: Transistores




Codificador ROM: Fusibles



2.1 Diagrama de bloques ROM: 64 x 8 bits




2.1 Diagrama de bloques ROM: 8K x 8 bits




2.2 Memoria EPROM-EEPROM


Codificador EPROM/EEPROM: Transistor puerta flotante




2.2 Memoria EPROM-EEPROM




2.2 Memoria EPROM-EEPROM




2.2 2716 EPROM (2k x 8bits)




2.2 W28C64 EEPROM Simplified Block Diagram



2.3 Memoria EEPROM Flash



2.3 EEPROM Flash memory cell




Q2 • PASS GATE (EACH 16 COLUMNS)

Q3 • SECTOR SELECT (EACH 16 ROWS)

EVERY 16 ROWS • 2K BYTES • 1 SECTOR

2.3 Flash EEPROM: Memory Map Diagram



3. RAM: Random Access Memory

- ☐ "Random Access" (Read-Write) Memory
- □ RAM used for storage of transient objects
 - global and static variables in C
 - the stack (auto variables)
 - the heap (unallocated memory)
- ☐ RAM types
 - **SRAM** (Static RAM)
 - **❖** DRAM (Dynamic RAM)


3.1 SRAM: Static RAM

- ☐ Bit stored as the state of a flip-flop
- \square Selected by AND-ed inputs: address + CS + OE + R/W
- ☐ Retains contents as long as power applied no refresh
- Access time 12 ns to 200 ns
- ☐ Faster, but less dense than DRAM
- NVRAM: usually battery backed CMOS SRAM


3.1 SRAM: Static RAM


- ☐ Static RAM technology
 - Highest speed
 - \cdot < 10 ns
 - Density
 - ~ 1 Mbits / chip (Lower for fastest devices)
 - Packaging
 - •128k x 8 bit, 64k x 16 bit
 - Access protocol
 - Simple:
 - Read: assert address (+ CE, R, OE), then read data
 - Write: assert address and data + CE, W
 - Pins
 - 17bits address (128k) + 8 data = 25 + control

3.1 SRAM 32k x 8bits




3.1 SRAM Cell: 6-Transistors






to save area

3.1 Diagrama de bloques SRAM: 16K x 1 bits



3.1 6264 SRAM (8k x 8bits)




3.2 DRAM: Dynamic RAM


- ☐ Each bit stored as a charge on a storage capacitor
- ☐ Must be "refreshed" (write accessed) periodically at intervals typically less than 8 ms
- Many μPs, all SIMMS have built-in refresh
- ☐ Less power, denser, but slower than SRAM

3.2 Dynamic RAM

- Refresh
- DRAM has one-transistor cells
- Charge leaks from storage capacitor
- Refresh interval ~ 1-4 ms
- * RAM unavailable during refresh!
 - > Some bandwidth loss




3.2 Classical DRAM Organization (Square)




3.2 DRAM Block Diagram: 4 Mbits


□ Square root of bits per RAS/CAS




3.2 DRAM Memory Array




3.2 DRAM Memory







3.2 DRAM Memory




(c) static column mode






Final goal = 1 access each clock cycle


- banking
- burst length large enough (e.g. 8)






3.2 DRAM Memory

- ☐ Dynamic RAM technology
 - highest density
 - 64-256 Mbits / chip
 - semiconductor memories of several Gbytes feasible
 - packaging
 - 64M x 1 bit
 - 16M x 4 bit
 - reduced pin count
 - $64 \times 10^6 = 2^{26}$
 - use 13 pins only
 - Row/Column multiplexing




3.2 DRAM Memory

- ☐ Dynamic RAM technology
 - * Row / Column multiplexing
 - Two "cycles" to access
 - Assert Row address
 - Assert Column address




3.2 Diagrama de Bloques: DRAM 64K x 4




3.2 Advanced DRAM


- □ DRAMs commonly used as main memory in processor based embedded systems
 - high capacity, low cost
- ☐ Many variations of DRAMs proposed
 - * need to keep pace with processor speeds
 - **FPM DRAM**: fast page mode DRAM
 - **EDO DRAM:** extended data out DRAM
 - ❖ SDRAM/ESDRAM: synchronous and enhanced synchronous DRAM
 - * RDRAM: rambus DRAM


3.2 DRAMs per PC over Time





4. Memory Arrays:












Organización de una memoria 1Mx8 usando *DRAMs* de 64Kx4



 $CS \rightarrow \text{CHIP SELECT}$


 $RAS \rightarrow ROW ADDRESS STROBE$

 $CAS \rightarrow COLUMN ADDRESS STROBE$


 $DI/O \rightarrow \text{DATA IN/OUT}$

BI-DIRECTIONAL DATA BUS DATA 7-0


5.1 SRAM cell: CMOS cell




5.1 SRAM cell: RMOS cell



5.1 SRAM cell: CMOS single-ended cell




5.2 DRAM cell



a) DRAM cell

b) DRAM self-refresh cell


5.3 EEPROM cell




a) ROM cell

b) EEPROM cell

5.4 NVRAM cell




6. Write ability/storage permanence



Write ability and storage permanence of memories, showing relative degrees along each axis (not to scale)

6. Memory Hierarchy



6. Cache Memory

- ☐ Two main problems:
 - * mismatch in speed between processor and main memory
 - contention for contents of shared memory, or for switching, significantly increases latency

☐ Answer: Use a cache


6. What is a Cache?

- ☐ High-speed memory module connected to a processor for its private use
- Contains copies of actively referenced material
- ☐ Copied between cache & memory in *lines* or *blocks*
- Caching works because of
 - * temporal locality repeated references to same memory in a small time
 - * spatial locality references to nearby memory addresses in a small time

6. Primary and Secondary

- ☐ *Primary cache* is usually on the CPU chip, for speed
- ☐ Few tens of kbytes, very fast
- ☐ May be separate data and instruction caches
- *Secondary cache* is off-chip
- ☐ Much larger (several Mbytes) than primary cache

Dynamic RAM - Access Time Myth



☐ Time between accesses: $t_{RC} = 190$ ns


1990 Data: apply appropriate factor! (~0.5 for 1998)

Dynamic RAM - Improving Bandwidth

- □ Bandwidth = overall data rate $\propto 1/t_{RC}$
- \Box t_{RC} determined by
 - packaging (stray C, L, lead R, etc)
 - need to drive PCB traces
 - program size
 - the IBM/Microsoft complexity factor J
 - DRAM manufacturers
 - Go for size rather than speed!
 - Dynamic RAM
 - refresh circuitry adds complexity
 - * halved in 8 years!


Dynamic RAM - Improving Bandwidth

- \Box t_{RC} is difficult to reduce
- \square So increase amount of data per t_{RC}
- **←**Page mode DRAMs



Dynamic RAM - Improving Bandwidth

- ☐ Assert one row address, then multiple column addresses
- ☐ Locality of reference many accesses within a page



5. Dynamic RAM

□ Refresh
 □ DRAM has one-transistor cells
 □ Charge leaks from storage capacitor
 □ Refresh interval ~ 1-4 ms
 □ RAM unavailable during refresh!
 ► Some bandwidth loss

Vdd

Dynamic RAM - EDO?


- □ EDO = Extended Data Out
- ☐ Extends time for which data is held
- ☐ Allows new column address to be applied while data is being read
- □ 10-15% improvement (by shrinking effective cycle time!)

SDRAM/SLDRAM - Just more acronyms?

- ☐ Synchronous
 - * more constraints on the designer
 - everything must respond in time!
 - faster
 - ◆ less time wasted in REQ/GNT protocols
 - time slots for commands/data
- ☐ Bursts data for high throughput
- □ SLDRAM Synchronous Link DRAM
 - memory access protocol
 - SLDRAM memory is a subsystem


Dynamic RAM - RAMBUS

- "Packet" mode of operation
- ☐ Request large bursts of bits in one access
- □ 250MHz clock
- ☐ Data bit on each clock edge
 - 500Mbits / second / pin!
 - suitable for graphics
 - large blocks of data streamed from memory to device
 - game machines!




c) CMOS single-ended cell


d) DRAM cell








g) EEPROM cell



f) ROM cell



h) NOVRAM cell