
APPENDIX B SETTING EXAMPLES


B.1 Ports

Shown below is an example of port 1 initialization executed after a power-on reset.

When reset



After setup



;*** Special function register setting ***
;****;

MOV P1, 11000000B MOV PM1, 00011111B MOV PMC1, 00100000B ; TOUT output

P10 to P14 : Changes when data is input via input port
P15 : TOUT output occurs when in control mode


P16 and P17: "1" is output from the output port

B.2 Programmable Wait, Processor Control, and Refresh Function

Mode setting method for wait insertion, refresh, etc.


;******	********	********	***********	***************	***************************************
;***			Initialization of s	special function register	***
;******	*********	********	******	*****************	**********
;					
		220	:	•	
	MOV	PRC,	01001000B	; ①	
	MOV	WTCH,	00011010B	: Ø	
	MOV	WTCL,	01010101B	; ②	
	MOV	RFM,	11110101B	; ③	
			:		
	MOV	STBC,	00000001B	;⊕	
		,		,,,	
	HALT		•		
	, ,				
******	*********	*******		***************	****************
:					
•			:		
	MOV	DEAL	; 	. r	
		RFM,	0000000B	: ⑤	
	STOP				
			,		

PRC (Processor control register)



WTC (Wait control register)

Separate wait insertions for 8-block memory space and I/O space



These can be organized as shown below.


MOV WTC, 1A55H

Relation between memory and wait states

Memory location	Capacity	Block(s)	Wait state(s)
00000H-07FFFH	32 Kbytes	Block 0	1 state
40000H-47FFFH	32 Kbytes	Block 2	1 state
80000H-BFFFFH	256 Kbytes	Blocks 4 and 5	2 states
F8000H-FFFFFH	32 Kbytes	Blocks 6 and 7	1 state


3 RFM (Refresh mode register)

Inserts a refresh cycle into a series of bus cycles.




STBC (Standby control register)

Controls return from STOP mode.



⑤ RFM (Refresh mode register)

Sets REFRQ pin low to use power-down self-refresh function for pseudo SRAM.



B.3 Register Bank Switching

B.3.1 Register bank switching by interrupt request

In response to INTTUO (timer unit 0's interrupt), switches from register bank 7 to register bank 6.


***		Tim	er interrupt setting (register bank swii	ching) ***
;		***************************************		
			:	
	MOV	REGBA	NK. BK6. BVPC, OFFSET INTTUONOTE	; Vector PC initialization
	MOV		NK. BK6. BPS, SEG INTTUO	;D PS
	MOV	REGBA	NK. BK6. BDS0, 0	;O DSO
	MOV	REGBA	NK. BK6. BDS1, 0	;① DS1
;				
	MOV	TMICO,	. 00010110B	; ②
	MOV	MD0,	OFFH	;
	MOV	TMC0,	80H	: ③
;				
	EI			
			:	
******	**=#*=====	******		
===			Processing of register bank 6	*==
;======	=========	*****	& & & & & & & & & & & & & & & & & & &	
INTTUO:				
in i i ou.	MOVSPA		: @	•
	FINT		: S Return from register bank	
	RETRBI		: ⑤	

Note The structure field identifier for the assembler (RA70116-I) indicates the location of the vector PC in the on-chip RAM area's register bank 6.


If the above format is not used, add the starting address (xE00H) of the on-chip RAM area (register bank 0) to register bank 6's offset address (00C0H) and the vector PC's offset address (0002H) to determine the location of the vector PC (xECH) in register bank 6.

Remark "xx" indicates the high-order eight bits of the internal data area base address.

- ① The PS and vector PC for register bank 6 to be switched to must be already initialized. When necessary, initialize other registers such as DS0 and DS1.
- TMIC0 (Timer unit 0's interrupt request control register)



3 TMC0 (Timer control register 0)



- Transfers contents of SS and SP in register bank 7 prior to switching to SS and SP in register bank 6 to be switched to.
- When interrupt servicing from the peripheral hardware terminates, the FINT instruction must be executed before the RETI instruction or RETRBI instruction. Use the RETRBI instruction to return from register bank switching.

When the countdown results in a count value of 0, an interrupt request (INTTU0) occurs.

B.3.2 Register bank switching by instruction (BRKCS or MOVSPA instruction	B.3.2	Register	bank switching I	bν	instruction (BRKCS	Ot	MOVSPA	instruction
---	--------------	----------	------------------	----	--------------------	----	--------	-------------

Switch from register bank 7 to register bank 5.

;***		Switch using BR	KCS reg16 and MO		**
;					**
		:			
	MOV	; REGBANK. BK5. BVPC,	OFFSET BANK5	;①Initialization of vector PC	
	MOV	REGBANK, BK5, BPS,	SEG BANK5	;① PS	
	MOV	REGBANK, BK5, BDS0,	0	;① DS0	
	MOV	REGBANK, BK5, BDS1,	0	;① DS1	
;					
	MOV	AW, 5		;	
	BRKCS	AW		; ②	
;					
	EI				
		•			
;======	======================================	*************		=======================================	: =
;===		Processing	of register bank 5	==	:=
;==x====	# # 	*************			:=
BANK5:					
	MOVSPA ·	: ③			
	: DETDD!	. 🕜			
	RETRBI	;❷			

- ① Set PS and PC for interrupt routine to PS and vector PC of register bank 5. Set registers other than DS0 and DS1 as required.
- Execute BRKCS instruction to switch to register bank indicated by value set to reg16. In this case, set "5" as the register in order to switch to register bank 5.
- Transfer contents of SS and SP in register bank 7 prior to switching to SS and SP in the register bank to be switched to (register bank 5).
- Return from new register bank. In this case, it is not necessary to execute a FINT instruction.

B.3.3 Register bank switching by instruction (MOVSPB or TSKSW instruction)

Switch from register bank 7 to register bank 6.

. * * * * * * *	**********			
***		Switch using MOVSI	PB reg16 and TSKS	N reg16 ***
.******** :	******	***************	*********	************************
	MOV	REGBANK, BK6, BPC,	OFFSET BANK6	;① Initialization of PC save
	MOV	REGBANK, BK6, BPSW,	0E002H	;① PSW save
	MOV	REGBANK, BK6, BPS,		;① PS
	MOV	REGBANK, BK6, BDS0,	0	;① DS0
	MOV	REGBANK, BK6, BDS1,	0	;① DS1
;				
	MOV	AW, 6		;
	MOVSPB	AW		: ②
	TSKSW	AW		:3
;		·		
;======	:¥2222222	=======================================	=======================================	
;=××		Processing	of register bank 6	===
;======	:=====================================		=======================================	
; BANK6:				
	:			
	MOV	AW, 7		:④
	TSKSW	AW		
	:			

- ① To execute the TSKSW instruction, the PS, PC save area, SS, SP, and PSW save area in the register bank to be selected must be previously initialized. (In section B.3.3, this is done for the SS and SP by using the MOVSPB instruction.) When using the TSKSW instruction, the selected register bank's PSW save area and PC save area values are loaded.
- ② Use the MOVSPB instruction to set the SS and SP values before switching to the SS and SP switching destinations. In this case, you are switching to register bank 6, so set these values to register bank 6's AW register.
- Use the TSKSW instruction to select register bank 6 as the register bank to be switched to and load the previously stored PC save area contents into the PC for a branch.
 Execute the MOVSPB instruction and TSKSW instruction to switch to register bank 6.
- If, as in 1, initialization was required before register bank switching, the TSKSW instruction would be executed to select register bank 7 for a branch. However, in this case, you are not using the MOVSPB instruction and so the stack cannot be used continuously.
- Cautions 1. If the TSKSW instruction is used during register bank switching caused by a BRKCS instruction or an interrupt request occurrence, the contents of the PSW save area are destroyed and a return to the previous bank cannot be made. However, there is no problem if it is used during register bank switching caused by the TSKSW instruction.
 - 2. The values for RB0, RB1, and RB2 in the PSW save area to be switched to must match the number of the register bank to be switched to.

B.4 Access to Internal Data Area

Indicates access when the internal data area (consisting of on-chip RAM and special function registers) is from 0FE00H to 0FFFFH. However, this is when setup of assembler (RA70116-i) pseudo instructions such as ASSUME and ASGNSFR has been completed.

```
Initialization of register
START:
                   OFHNote
        SETIDB 
                                    ;Set physical address base address (0F00H) in IDB register
        MOV
                    AW, DATA
                                    ;Set DATA (0000H) in segment register
        MOV
                    DS0, AW
                         Initialization of special function register
        MOV
                   P0,
                          00001111B ;Set to output 1 from port 0 (P00 to P03) and
        MOV
                          00000000B ;to output 0 from P04 to P07
                    PM0,
        MOV
                   PMC0, 00000000B;
        MOV
                   PRC.
                          01000100B ;On-chip RAM access enable (set bit 6 to 1)
        MOV
                    AL, [FE00]
                                    ;Fetch one byte of on-chip RAM contents
                                    ;AL←[0FE00]
                    AL, PO
                                    ;Read P0 contents to AL
        MOV
```

Note This pseudo instruction indicates the internal data area address in the assembler (RA70116-I). The assembler generates the following instructions corresponding to this pseudo instruction description.

PUSH DS0
PUSH 0FFFFH
POP DS0
MOV DS0: BYTE PTR [0FH], ∞ POP DS0

[&]quot;xx" is set as the expression value (0FH) description for the operand.

B.5 Timer Unit

The interval timer (timer 1) and one-shot timer (timer 0) are used when timer unit interrupts occur.


(1)	interval	timer	mode
-----	----------	-------	------

.******	******		, ; ;	*******		
***)r	nterval timer mo	de setting (abou	ut 4.9 ms)	***
;*****	*******	******	***********	*******	*******	*******
•			, ,			
	MOV	TMIC2,	00000111B	:		
	MOV	TMC1,	00000000B	:②		
	MOV	MD1,	OFFOH	;③		


(2) One-	shot timer	mode			
		:			
:*******	*******		******	***********	*******
***		One-	shot timer	mode setting (about 9.8 m	s) ***
*******	********	*******			****
;					
	MOV	TMICO, 0	0000001B	;④	
	MOV	TMC0, 0		;5	
	MOV	MD0, 0	FFOH	:©	
		:			
		:			
*****					=======================================
;=== !				s No. 28 (INTTU0) setting	=======================================
,	=======		.=======	38####################################	
	MOV	IY, 28*4			
	MOV			OFFSET INTTUO	
	MOV	WORD PT	R[IY+2],	SEG INTTUO	
		:			
, ;======	*****	======================================	:======		**********
;===		Ve	ctor addres	s No. 30 (INTTU1) setting	===
, x = 3 = = = =	=======	=======================================	:======	***====================================	
•	MOV	IY, 30*4			
	MOV			OFFSET INTTU1	
	MOV	WORD PT	R[IY+2],	SEG INTTU1	
•	El				
	SET1	TMC1, 7		; ⑦	
		:			
;======= ;===		======	;	======================================	
•	=======		:####==##	E#25##6##25##	=======================================
;	A 5 T.				
	SET1	TMC0, 5		; ®	
;======	32272222	=======================================	:#######	#===#BB#=====##=	=======================================
;===				nit interrupt servicing	===
;======================================		***********	:=====		************
INTTUO:					
		i			
	FINT			man and a state of	
:	RETI			:Return from interrupt	
י זעדדעז:					
		1			
	FINT			-Paraman for the last of	
	RETI			:Return from interrupt	

(1) Interval timer mode

① TMIC2 (timer unit interrupt request control register 2)



TMC1 (timer control register 1)




3 MD1


Sets the count value (FF0H). Interrupts occur at an interval of about 4.9 ms.

(2) One-shot timer mode


TMIC0 (timer unit interrupt request control register 0)




(5) TMC0 (timer control register 0)



- 6 MD0 Sets the count value (FF0H). One interrupt occurs after an interval of about 9.8 ms.
- TMC1 (timer control register 1)




TMC0 (timer control register 0)




B.6 I/O Interface Mode


The I/O interface mode (reception) is used with vectored interrupts.




SCC0 (serial control register 0)




BRG0 (baud rate generator register 0)




3 SEIC0 (serial error interrupt request control register 0)



SRICO (serial reception interrupt request control register 0)



SCM0 (serial mode register channel 0)




B.7 Macro Service

Shown below is an example in which (BAR_CODE) is the starting address of the memory space where the send data are stored and (REGBANK) is the starting address of macro service channel 0.


B.7.1 Normal mode (serial interface UART transmission)

+++			Special fu	unction register sett	ting	+++
****	+++++++	+++++++++	+++++++		++++++++++++++++++	++++++++
	14014	00140 000	04 004 D	•		
	MOV MOV	SCM0, 000		:① :②		
	MOV	-	000011B	;② ;②		
	IVIOV	BRG0, 130	,	,6		
	MOV	SEICO, 010	000011B	;③		
	MOV	STICO, 001		; ④		
		01700, 001		, 🙂		
*****	*********	****	********	***********	*********	********
***				o service (channel 2		***
*****	*********	*********	*******	*******	***********	*********
	MOV	STMS0, 000	000010B		; ⑤	
	MOV	311/130, 000	0000106		. 4	
	MOV	IY, OFFSET	REGBANK+	-8*2	;6	
	MOV	BYTE PTR			; <u>⑦</u>	
	MOV	BYTE PTR		V TXB0	;8	
	MOV	WORD PTR	[IY+4], OFF	SET BAR_CODE	;9	
	MOV	WORD PTR	[IY+6], SEG	BAR_CODE	;00	
1					_	
	*******	***********		*************	**********	*******
;""" .******	*********		Regi	ster bank 3 setting		***
• """" :					;See section B.3	
•					,	
*****	*******	****	*******	*****	*******	*******
;						
	SET1	SCM0, 7			;O	


SCM0 (serial mode register channel 0)




SCC0 (serial control register 0)




BRG0 (Baud rate generator register 0)




SEIC0 (serial error interrupt request control register 0)



STIC0 (serial transmission interrupt request control register 0)



SRMS0 (macro service control register 0)




- 6 Set the starting offset address of macro service channel 2 to the index register (IY).
- ① MSC [IY + 0]: Set number of transfers (15) using macro service.
- SFRP [IY + 1]: Set low-order byte of special function register (TxB0) address.
 LOW: (RA70116-I) assembler's byte separator operand; return value of low-order byte in expression.
- MSP [IY + 4]: Set offset value of memory address to which data is sent by macro service.
- MSS [IY + 6]: Set segment value of memory address to which data is sent by macro service.

The memory address to which data is sent is MSS \times 16 + MSP.

The n value in brackets ([+ n]) indicates the offset from each macro service channel's start address.


(1) SCM0 (serial mode register channel 0)




B.7.2 Character search mode (serial interface UART reception)

```
<u>{</u>
                      Special function register setting
MOV
             SCM0, 01001001B
                             :①
      MOV
             SCC0, 00000010B
                             ;②
      MOV
             BRG0, 130
      MOV
             SEICO, 01000011B
                             ;③
      MOV
             SRICO, 00110111B
                             :③
      MOV
             STICO, 01000111B
            Initialization of macro service (channel 2) character search mode
      MOV
             SRMS0, 10000010B
                                        :4
                                        ;⑤
       MOV
             IY, OFFSET REGBANK+8*2
       MOV
             BYTE PTR [IY], 15
                                        :6
                                         ;⑦
       MOV
             BYTE PTR [IY+1], LOW RXB0
                                        :(8)
       MOV
             BYTE PTR [IY+2], 0AH
       MOV
             WORD PTR [IY+4], OFFSET BAR_CODE
                                        :9
       MOV
             WORD PTR [IY+6], SEG BAR_CODE
                                        ;10
```


SCM0 (serial mode register channel 0)




SCC0 (serial control register 0)




BRG0 (Baud rate generator register 0)




3 SEIC0 (serial error interrupt request control register 0)




SRICO (serial reception interrupt request control register 0)



STIC0 (serial transmission interrupt request control register 0)



SRMS0 (macro service control register 0)



- Set the starting of macro service channel 2 to the index register (IY).
- 6 MSC (IY + 0): Set number of transfers (15) using macro service.
- SFRP [IY + 1]: Set low-order byte of special function register (RxB0) address.

 LOW: (RA70116-I) assembler's byte separator operand; return value of low-order byte in expression.
- SCHR [IY + 2]: Set 8-bit data (DAH) to be compared during character search mode.
- MSP [IY + 4]: Set offset value of memory address to which data is sent by macro service.
- MSS [IY + 6]: Set segment value of memory address to which data is sent by macro service.


The memory address to which data is sent is MSS \times 16 + MSP.

The n value in brackets ([+ n]) indicates the offset from each macro service channel's start address.


B.8 DMA Controller

Shown below is an example in which (MSG_TBL_SAR) is the starting address of the memory space where the source data to be transferred is stored and (MSG_TBL_DAR) is the starting address of the transfer destination (data storage memory).


B.8.1 Demand release mode



① DMAM0 (DMA mode register 0)




DMAC0 (DMA control register 0)




- Set source address for DMA transfer.
- Set DMA transfer count (3,600 times)
 Because this is byte transfer, 3,600 bytes of data are required.

B.8.2 Single step mode




- 3 Set source address for DMA transfer.
- Set destination for DMA transfer.
- Set DMA transfer count (3,600 times)
 Because this is byte transfer, 3,600 bytes of data are required.


B.8.3 Burst mode



① DMAM0 (DMA mode register 0)



② DMAC0 (DMA control register 0)



- 3 Set source address for DMA transfer.
- Set destination address for DMA transfer.
- Set DMA transfer count (3,600 times)
 Because this is byte transfer, 3,600 bytes of data are required.