

Simulation of the circuit: DC analysisSimulation results analysis in WaveScan:

- Q1: Measure the inverter threshold voltage ($V_{\text{threshold}} = V_{\text{in}} = V_{\text{out}}$).
 $V_{\text{th}} = 1'5\text{V}$
- Q2: Measure the input voltage for which the output is 90% of its maximum value.
 $90\%V_{\text{DD}} = V_{\text{O}} = 2'97\text{V} \rightarrow V_{\text{in}} = 1'2\text{V}$
- Q3: Measure the input voltage for which the output is 10% of its maximum value.
 $10\%V_{\text{DD}} = V_{\text{O}} = 330\text{mV} \rightarrow V_{\text{in}} = 1'69\text{V}$
- Q4: Which are (approximately) the threshold voltages of the NMOS and PMOS transistors?
 $V_{\text{tn}} \sim 0'5\text{ V}$ (quan la gràfica $I(V_{\text{ds}})$ comença a baixar)
 $V_{\text{tp}} \sim -(V_{\text{DD}} - 2'6855\text{ V}) = -0'6145\text{ V}$ (quan la gràfica $I(V_{\text{ds}})$ arriba pràcticament a 0).
- Q5: Why are the currents negative?
 Tal com hem definit els nodes en l'schematic ens surt d'aquesta manera.
- Q6: Which is the current at the threshold voltage?
 $I_{\text{th}} = -1'13\text{mA}$ (mínim de la gràfica)
- Q7: Which is the maximum current (absolute value)? At which V_{in} is this maximum current produced?
 El corrent màxim el trobem a $V_{\text{th}} = 1'13\text{mA}$
 El corrent mínim és pràcticament igual i nul durant els intervals $[0, V_{\text{tn}}]$ volts i a $[V_{\text{DD}} + V_{\text{tp}}, V_{\text{DD}}]$ volts.
- Q8: Which is (approximately) the current at cutoff? (note that you will need to zoom)
 Pràcticament nul. Fent zoom veiem que per a :
 · NMOS: $I_{\text{cutoff}} \sim 1'7\mu\text{A}$
 · PMOS: $I_{\text{cutoff}} \sim 1'9\mu\text{A}$

Results analysis using the calculator:

- Q10. Which is the maximum value of $dV_{\text{out}}/dV_{\text{in}}$ (absolute value)? At which V_{in} is this maximum produced?
 Per a $V_{\text{in}} = V_{\text{th}} = 1'5\text{V}$ tenim un valor absolut $|dV_{\text{out}}/dV_{\text{in}}| = 17,43$.
- Q11. Can you give now a better estimation of the threshold voltages of the NMOS and PMOS transistors?
 Mesurant aquests valors desde la funció $dV_{\text{out}}/dV_{\text{in}}$ obtenim uns valors de:
 $V_{\text{tn}} \sim 0'5\text{ V}$
 $V_{\text{tp}} \sim 0'645\text{ V}$


Time domain (TRAN) simulationSimulation of the circuit: TRAN analysis

- Q12. In which transitions of V_{out} do we have the highest current consumption?
 En les transicions de V_{out} LH es consumeix aproximadament 5mA mentre que a les HL gairebé no passa d'1mA.
 (veure la figura següent per entendre el sentit dels corrents al passar transicions LH o HL).
- Q13. Use the cursors and zoom tools to measure the delay between input and output when a rise edge at V_{out} occurs (measure it a $V_{\text{DD}}/2$)
 $T_{\text{pLH}} \sim 0'5\text{ns}$
- Q14. Use the cursors and zoom tools to measure the delay between input and output when a fall

edge at
 V_{out} occurs (measure it a $V_{DD}/2$)
 $T_{pHL} \sim 0.4ns$

Q15. Which delay is faster? Why?


$T_{pLH} > T_{pHL}$ en les transicions de V_{out} . Degut a què $I_{d\ pmos} < I_{d\ nmos}$ (els transistors tenen dimensions diferents, les constants k_n i k_p també etc.).
 T_{pLH} intervén el transistor PMOS: $I_d \downarrow \rightarrow R_{on_eq_LH} \uparrow \rightarrow T_{pLH} \uparrow$ (veure la figura següent)



Simulation of the circuit: Parametric analysis

Q16. Measure the delay between input and output for the rise edge at V_{out} for all the $CapL$ values.

Q17. Represent graphically the delay dependence with the load capacitance.



Q18. Why the slope of tp_{H_L} and tp_{L_H} is different?

Com ja s'ha comentat a la Q15, per a valors constants del condensador $CapL$ a la sortida de l'inversor, donades les característiques diferents del PMOS i NMOS, el temps de propagació de pujada (rising) de V_{out} T_{pLH} és més gran que el de baixada (falling) T_{pHL} .