

V25<sup>+™</sup> and V35<sup>+™</sup>
16/8-Bit and 16-Bit Microcomputers

December 1992



#### NOTES FOR CMOS DEVICES

## 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to Vpp or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

V20, V25, V25+, V30, V35, and V35+ are trademarks of NEC Corporation. Intertool is a trademark of Intermetrics Microsystems Software, Inc.

#### The information in this document is subject to change without notice.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

#### **PREFACE**

#### **Target Readers**

This manual is intended for user engineers who wish to understand the  $\mu$ PD70325 and 70335 (also called V25+ or V35+) functions and who plan to design application systems using these devices.

#### Purpose

This manual's purpose is to help the user understand the hardware functions of the  $\mu$ PD70325 and 70335 as listed below.

#### Organization

The user's manuals for the  $\mu$ PD70325 and 70335 are divided into two editions: a hardware edition (this manual) and an instruction edition.

Hardware edition (This manual)

- · General description
- · Pin functions
- Internal CPU functions
- · Internal peripheral devices
- · Standby function
- · Reset function
- Appendix (Restrictions, Q&A)

## Instruction edition

- General description
- · Explanation of instructions
- Added instructions (not provided in but procided in V25 and V35) V20, V30
- Appendix

#### How to read this manual

This manual assumes that the reader has general knowledge of electricity, logic circuits, and microcontrollers.

For readers who have experience using the  $\mu$ PD70108 or 70116 (also called V20<sup>TM</sup> or V30<sup>TM</sup>)

→ Instructions of the V25+ and V35+ are compatible with those of the V20 and V30 in the native mode. See chapter 3 "ADDITIONAL INSTRUCTIONS FOR THE V20 AND V30" in the instruction edition of "V25, V35 FAMILY USER'S MANUAL."

For readers who have experience using the  $\mu$ PD70320 or 70330 (also called V25<sup>TM</sup> or V35<sup>TM</sup>)

→ V25+ and V35+ have the same functions as the ROM-less version of V25 and V35. Therefore, mainly see section 1.2 "Differences with V25 and V35."

For details of instruction functions

→ See the instruction edition of "V25, V35 FAMILY USER'S MANUAL."

For a general understanding of V25+ and V35+ functions

→ Read this manual from chapter 1.

If you have guestions about operation of the V25+ or V35+

→ See appendix C Q & A.

For information on the V25+ and V35+'s electrical characteristics

→ See the relevant data sheet (separately available).

For information on application examples of the V25+ and V35+'s functions

→ See the relevant application note (separately available).

Terms and conventions used in this manual

Data representation weight : High-order digits at left and low-order digits at right

Active low representation : xxx (pin or signal name is overlined)

Memory map address : High order at low stage and low order at high stage

Note : Explanation of (Note) in the text

Caution : Item deserving extra attention

Remark : Supplementary explanation to the text

Number representation : Binary number is ∞∞x or ∞∞B

Decimal number is xxxx

Hexadecimal number is xxxH

Suffix representing an exponent of 2 (in address space or memory capacity)

K (Kilo):  $2^{10} = 1024$ M (Mega):  $2^{20} = 1024^2$ 

# CONTENTS

1.1		7e\$
1.2		ences with V25 and V35
1.3		ing Information and Quality Grade
1.4		onfiguration (Top View)
1.5		al Block Diagram
	1.5.1	μPD70325
	1.5.2	μPD70335
CHAPTE	R 2 P	N FUNCTIONS
2.1	Pin Fu	unction Lists
	2.1.1	μPD70325
	2.1.2	μPD70335
	2.1.3	Pin state in each mode
2.2	Descr	iption of Pin Functions
	2.2.1	P00 to P07 (Port 0)
	2.2.2	P10 to P17 (Port 1)
	2.2.3	P20 to P27 (Port 2)
	2.2.4	PTO to PT7 (Port with Comparator 0 to 7)
	2.2.5	Vтн (Threshold Voltage)
	2.2.6	TxD0 and TxD1 (Transmit Data 0 and 1)
	2.2.7	RxD0 and RxD1 (Receive Data 0 and 1)
	2.2.8	CTS0 (Clear to Send 0)
	2.2.9	CTS1 (Clear to Send 1)
	2.2.10	RESET (Reset)
	2.2.11	EA (External Access)
	2.2.12	X1 and X2 (Crystal)
	2.2.13	D0 to D15 (Data Bus 0 to 15)
	2.2.14	
	2.2.15	MREQ (Memory Request)
	2.2.16	MSTB (Memory Strobe)
	2.2.17	RW (Read/Write Strobe)
	2.2.18	REFRQ (Refresh Request)
	2.2.19	IOSTB (I/O Strobe)
	2.2.20	Vap (Power Supply)
	2.2.21	GND (Ground)
	2.2.22	UBE (Upper Byte Enable)
2.3	Pin I/	O Circuits
	2.3.1	I/O circuit types
	2.3.2	I/O circuits
24	Unus	ed Pin Connections

CHAPTE	R3 IN	TERNAL CPU FUNCTIONS	3
3.1	Hardw	vare Configuration	3
	3.1.1	PAU (Address calculation unit)	3
	3.1.2	EXU (Execution unit)	37
	3.1.3	BCU (Bus control unit)	3
	3.1.4	CPU pipelines	38
3.2	Regist	ters	4
	3.2,1	Register banks	4
	3.2.2	General purpose registers (AW, BW, CW, and DW)	43
	3.2.3	Pointers (SP and BP) and index registers (IX and IY)	44
	3.2.4	Segment registers (PS, SS, DS0, and DS1)	4
	3.2.5	Internal data area base register (IDB)	46
	3.2.6	Special function registers	46
3.3	Progra	am Counter (PC)	47
3.4	Progra	am Status Word (PSW)	47
	3.4.1	CY (Carry Flag)	48
	3.4.2	P (Parity Flag)	49
	3.4.3	AC (Auxiliary Flag)	49
	3.4.4	Z (Zero Flag)	49
	3.4.5	S (Sign Flag)	50
	3.4.6	V (Overflow Flag)	50
	3.4.7	IBRK (I/O Break Flag)	51
	3.4.8	BRK (Break Flag)	51
	3.4.9	IE (Interrupt Enable Fiag)	51
	3.4.10	DIR (Direction Flag)	51
	3.4.11	RB0 to RB2 (Register Banks 0 to 2 Flag)	51
	3.4.12	F0 and F1 (User Flags 0 and 1)	51
3.5	Memo	ory Space	52
	3.5.1	Internal data area	54
	3.5.2	Internal data area base register (IDB)	57
	3.5.3	Special function register area	57
	3.5.4	On-chip RAM area	61
	3.5.5	Vector table area	62
	3.5.6	External memory area	63
3.6	1/0 St	Dace	64
СНАРТЕ	RAIN	TERRUPT FUNCTIONS	65
W. 1741 1 E	.,, ,,,,		-
4.1	Interr	upt Controller	65
4.2		upt Sources	66
4.3	Priorit	ty Level Control	68
	4.3.1	Multiple interrupt priority level control	68
	4.3.2	Priority level control for simultaneously occurring interrupts	70
4.4	Interr	upt Requests	71
4.5		upt Response Modes	72
	4.5.4	Vantage of Interpretate	70

	4.5.2	Register bank switching function	73
	4.5.3	Macro service function	79
	4.5.4	Macro service control register	85
4.6	NMI (I	Non-Maskable Interrupt)	88
4.7	INT (h	nterrupt)	89
4.8		upt Request Control Register	90
4.9		upt Source Register	92
4.10		upt Priority Register (ISPR)	94
4.11	Exter	nai Interrupts	96
	4.11.1	External interrupt mode register (INTM)	96
	4.11.2	External interrupt request control registers (EXIC0 to EXIC2)	97
	4.11.3	External interrupt macro service control registers (EMS0 to EMS2)	97
4.12	Softw	are Interrupts	98
	4.12.1	General software interrupts	98
	4.12.2	I/O instruction interrupts	99
	4.12.3	FPO instruction interrupt	100
4.13		rrupt Requests cannot be Acknowledged	101
		g at which an Interrupt cannot be Acknowledged	101
4.15		upt Servicing during Execution of Block Servicing Instruction	101
4.16		nterrupts are Acknowledged	102
4.17		vare Interrupt Response Time	109
	4.17.1	V25+'s interrupt response time (number of system clock cycles)	109
	4.17.2	V25+'s NMI response time (number of system clock cycles)	111
	4.17.3	V25+'s INT response time (number of system clock cycles)	112
	4.17.4		114
	4.17.5	V35+'s NMI response time (number of system clock cycles)	115
	4.17.6	V35+'s INT response time (number of system clock cycles)	116
CLI A DTE	:D = DI	IC CONTROL	447
CHAFIE	ים כח:	JS CONTROL	117
5.1	Progra	ammable Wait Function	121
5.2	Bus H	old Function	139
	5.2.1	Response time from HLDRQ to HLDAK (unit: clock cycles)	139
5.3	Refres	sh Functions	140
	5.3.1	Refresh mode register (RFM)	140
	5.3.2	Connection to pseudo SRAM	144
	5.3.3	Connection to DRAM	145
5.4		lastership	146
5.5	Bus T	imings	147
	5.5.1	Bus timing of μPD70325	147
	5.5.2	Bus timing of µPD70335	150
CHAPTE	R6 DI	MA CONTROLLER	155
6.1	Pin Fu	Inctions	155
6.2	DMA	Operation	155

6.3.2 DMA control registers (DMAC0 and DMAC1) 6.3.3 DMA interrupt request control registers (DIC0 and DIC1) 6.4 DMA Service Channels 6.4.1 Source address pointer (SAR0, SAR1) 6.4.2 Destination address pointer (DAR0, DAR1) 6.4.3 Terminal counter (TC0, TC1) 6.5 DMA Transfer Timings 7.5 DMA transfer timing of μPD70325 7.5 DMA transfer timing of μPD70325 7.6 DMA Execution Time 7.6 DMA Execution Time 7.6 DMA Execution Time 7.6 DMA Execution Time 7.7 PORT FUNCTIONS 7.1 Ports 0 to 2 7.1.1 Hardware structure 7.1.2 Port functions 7.2 Port T (PT0 to PT7) 7.2.1 Hardware structure 7.2.2 Port T mode register (PMT) 7.2.3 PORT T reception 7.2.3 PORT T reception 7.3 PORT T reception 7.4 Clock Generator Structure 8.5 Processor Control Register (PRC) 9.3 Timer Unit Structure and Operation 9.4 Timer Unit Structure Registers (TMC0 and TMC1) 9.3 Timer Unit Interrupt requests 9.3.1 Timer Unit Interrupt Requests 9.3.2 Timer Unit Interrupt requests control registers (TMIC0, TMIC1, and TMIC2) 9.3 Timer Unit Interrupt Requests 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 9.3 Timer Unit Interrupt Requests 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 9.3 Timer Unit Interrupt Requests 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 9.3 Timer Unit Interrupt Specification 9.4 Time Base Counter Structure 9.5 Time Base Interval Specification 9.6 Time Base Counter Structure 9.7 Time Base Counter Structure 9.7 Time Base Interval Specification 9.8 Timer Base Counter Structure 9.9 Timer Base Counter Structure 9.0 Timer Base Counter Structure 9.1 Timer Base Counter Structure 9.1 Timer Base Counter Structure 9.2 Timer Base Interval Specification 9.2 Timer Base Counter Structure 9.2 Timer Base Interval Specification 9.2 Timer Base Counter Structure 9.2 Timer Base Interval Specification 9.2 Timer Base Counter Structure 9.2	6.3	DMA Control Registers	163
6.3.3 DMA interrupt request control registers (DICO and DIC1) 16 6.4 DMA Service Channels 16 6.4.1 Source address pointer (SAR0, SAR1) 16 6.4.2 Destination address pointer (DAR0, DAR1) 16 6.4.3 Terminal counter (TC0, TC1) 17 6.5 DMA Transfer Timings 17 6.5.1 DMA transfer timing of μPD70325 17 6.5.2 DMA transfer timing of μPD70335 17 6.5.1 DMA transfer timing of μPD70335 17 6.6.2 DMA Execution Time 17 6.6.1 V25+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.1 V25+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.7.1 Ports 0 to 2 18 7.1.1 Hardware structure 18 7.1.2 Port functions 18 7.2 Port T (PT0 to PT7) 18 7.2.1 Hardware structure 18 7.2.2 Port T mode register (PMT) 18 7.2.3 Port T reception 15 CHAPTER 8 CLOCK GENERATOR 19 8.1 Clock Generator Structure 19 8.2 Processor Control Register (PRC) 19 CHAPTER 9 TIMER UNIT 19 9.1 Timer Unit Structure and Operation 19 9.2 Timer Control Registers (TMC0 and TMC1) 19 9.3 Timer Unit Interrupt Requests 20 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20 9.3.2 Timer unit macro service control registers (TMIC0, TMIC1, and TMIC2) 20 9.3.2 Timer unit macro service control registers (TMIC0, TMIC1, and TMIC2) 20 10.1 Time Base Counter Structure 20 10.1 Time Base Counter Structure 20 10.2 Time Base Interval Specification 20		6.3.1 DMA mode registers (DMAM0 and DMAM1)	16
6.4 DMA Service Channels 6.4.1 Source address pointer (SAR0, SAR1)		6.3.2 DMA control registers (DMAC0 and DMAC1)	16
6.4.1 Source address pointer (SAR0, SAR1) 6.4.2 Destination address pointer (DAR0, DAR1) 6.4.3 Terminal counter (TC0, TC1) 6.5 DMA Transfer Timings 17.6.5.1 DMA transfer timing of µPD70325. 6.5.2 DMA transfer timing of µPD70335. 18.6.6 DMA Execution Time. 19.6.6.1 V25+'s DMA execution time (number of system clock cycles) 19.6.6.2 V35+'s DMA execution time (number of system clock cycles) 19.6.6.2 V35+'s DMA execution time (number of system clock cycles) 19.7.1 Ports 0 to 2 19.7.1.1 Hardware structure. 19.7.1.2 Port functions 19.7.2 Port (PT0 to PT7) 19.7.2.1 Hardware structure. 19.7.2.2 Port T mode register (PMT) 19.7.2.3 Port T reception 19.8.1 Clock Generator Structure 19.8.2 Processor Control Register (PRC) 19.9.3 Timer Unit Structure and Operation. 19.9.1 Timer Unit Structure and Operation. 19.9.2 Timer Control Registers (TMC0 and TMC1) 19.3 Timer Unit Interrupt Requests 10.1 Time Base Counter Structure. 20.10.2 Time Base Counter Structure. 20.10.1 Time Base Counter Structure. 20.10.2 Time Base Interval Specification. 20.10.1 Time Base Counter Structure. 20.10.2 Time Base Interval Specification. 20.10.2 Time Base Interval Specification.		6.3.3 DMA interrupt request control registers (DIC0 and DIC1)	166
6.4.2 Destination address pointer (DAR0, DAR1) 16 6.4.3 Terminal counter (TC0, TC1) 17 6.5 DMA Transfer Timings 17 6.5.1 DMA transfer timing of µPD70325 17 6.5.2 DMA transfer timing of µPD70335 17 6.6.5 DMA Execution Time 17 6.6.1 V25+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s	6.4	DMA Service Channels	16
6.4.3 Terminal counter (TC0, TC1)		6.4.1 Source address pointer (SAR0, SAR1)	16
6.5 DMA Transfer Timings 17 6.5.1 DMA transfer timing of μPD70325 17 6.5.2 DMA transfer timing of μPD70335 17 6.6.5 DMA Execution Time 17 6.6.1 V25+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.1 V26+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time		6.4.2 Destination address pointer (DAR0, DAR1)	16
6.5.1 DMA transfer timing of μPD70325		6.4.3 Terminal counter (TC0, TC1)	17
6.5.2 DMA transfer timing of μPD70335	6.5	DMA Transfer Timings	17
6.6 DMA Execution Time       17         6.6.1 V25+'s DMA execution time (number of system clock cycles)       17         6.6.2 V35+'s DMA execution time (number of system clock cycles)       17         CHAPTER 7 PORT FUNCTIONS       18         7.1 Ports 0 to 2       18         7.1.1 Hardware structure       18         7.1.2 Port functions       16         7.2 Port T (PT0 to PT7)       18         7.2.1 Hardware structure       18         7.2.2 Port T mode register (PMT)       15         7.2.3 Port T reception       15         CHAPTER 8 CLOCK GENERATOR       19         8.1 Clock Generator Structure       19         8.2 Processor Control Register (PRC)       19         CHAPTER 9 TIMER UNIT       19         9.1 Timer Unit Structure and Operation       19         9.3 Timer Unit Interrupt Requests       20         9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2)       20         9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2)       20         CHAPTER 10 TIME BASE COUNTER       20         10.1 Time Base Interval Specification       20		6.5.1 DMA transfer timing of μPD70325	17
6.6.1 V25+'s DMA execution time (number of system clock cycles) 17 6.6.2 V35+'s DMA execution time (number of system clock cycles) 17 CHAPTER 7 PORT FUNCTIONS 18  7.1 Ports 0 to 2 18 7.1.1 Hardware structure 18 7.1.2 Port functions 18  7.2 Port T (PT0 to PT7) 18 7.2.1 Hardware structure 18 7.2.2 Port T mode register (PMT) 15 7.2.3 Port T reception 19  CHAPTER 8 CLOCK GENERATOR 19 8.1 Clock Generator Structure 19 8.2 Processor Control Register (PRC) 19  CHAPTER 9 TIMER UNIT 19  9.1 Timer Unit Structure and Operation 19 9.2 Timer Control Registers (TMC0 and TMC1) 19 9.3 Timer Unit Interrupt Requests 19 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20 9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2) 20  CHAPTER 10 TIME BASE COUNTER 20  10.1 Time Base Counter Structure 20 10.2 Time Base Interval Specification 20		6.5.2 DMA transfer timing of μPD70335	17
6.6.2 V35+'s DMA execution time (number of system clock cycles) 17  CHAPTER 7 PORT FUNCTIONS 18  7.1 Ports 0 to 2 18  7.1.1 Hardware structure 18  7.1.2 Port functions 18  7.2 Port T (PT0 to PT7) 18  7.2.1 Hardware structure 18  7.2.2 Port T mode register (PMT) 18  7.2.3 Port T reception 18  CHAPTER 8 CLOCK GENERATOR 19  8.1 Clock Generator Structure 19  8.2 Processor Control Register (PRC) 19  CHAPTER 9 TIMER UNIT 19  9.1 Timer Unit Structure and Operation 19  9.2 Timer Control Registers (TMC0 and TMC1) 19  9.3 Timer Unit Interrupt Requests 20  9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20  9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2) 20  CHAPTER 10 TIME BASE COUNTER 20  10.1 Time Base Counter Structure 20  10.2 Time Base Interval Specification 20	6.6	DMA Execution Time	17
CHAPTER 7 PORT FUNCTIONS       18         7.1 Ports 0 to 2       18         7.1.1 Hardware structure       16         7.1.2 Port functions       18         7.2 Port T (PT0 to PT7)       18         7.2.1 Hardware structure       19         7.2.2 Port T mode register (PMT)       15         7.2.3 Port T reception       15         CHAPTER 8 CLOCK GENERATOR       19         8.1 Clock Generator Structure       19         8.2 Processor Control Register (PRC)       19         CHAPTER 9 TIMER UNIT       19         9.1 Timer Unit Structure and Operation       19         9.2 Timer Control Registers (TMC0 and TMC1)       19         9.3 Timer Unit Interrupt Requests       20         9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2)       20         9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2)       20         CHAPTER 10 TIME BASE COUNTER       20         10.1 Time Base Counter Structure       20         10.2 Time Base Interval Specification       20		6.6.1 V25+'s DMA execution time (number of system clock cycles)	17
7.1 Ports 0 to 2		6.6.2 V35+'s DMA execution time (number of system clock cycles)	179
7.1.1 Hardware structure	CHAPTE	R 7 PORT FUNCTIONS	18
7.1.1 Hardware structure	7.1	Ports 0 to 2	18
7.1.2 Port functions 18 7.2 Port T (PT0 to PT7) 18 7.2.1 Hardware structure 18 7.2.2 Port T mode register (PMT) 19 7.2.3 Port T reception 19 8.1 Clock Generator Structure 19 8.2 Processor Control Register (PRC) 19 9.1 Timer Unit Structure and Operation 19 9.2 Timer Control Registers (TMC0 and TMC1) 19 9.3 Timer Unit Interrupt Requests 19 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20 9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2) 20 CHAPTER 10 TIME BASE COUNTER 20 10.1 Time Base Counter Structure 20 10.2 Time Base interval Specification 20			18
7.2 Port T (PT0 to PT7)       18         7.2.1 Hardware structure       18         7.2.2 Port T mode register (PMT)       19         7.2.3 Port T reception       19         CHAPTER 8 CLOCK GENERATOR       19         8.1 Clock Generator Structure       19         8.2 Processor Control Register (PRC)       19         CHAPTER 9 TIMER UNIT       19         9.1 Timer Unit Structure and Operation       19         9.2 Timer Control Registers (TMC0 and TMC1)       19         9.3.1 Timer Unit Interrupt Requests       20         9.3.2 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2)       20         9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2)       20         CHAPTER 10 TIME BASE COUNTER       20         10.1 Time Base Counter Structure       20         10.2 Time Base Interval Specification       20		7.1.2 Port functions	184
7.2.1 Hardware structure	7.2		189
7.2.2       Port T mode register (PMT)       18         7.2.3       Port T reception       18         CHAPTER 8 CLOCK GENERATOR       19         8.1       Clock Generator Structure       19         8.2       Processor Control Register (PRC)       19         CHAPTER 9 TIMER UNIT       19         9.1       Timer Unit Structure and Operation       19         9.2       Timer Control Registers (TMC0 and TMC1)       19         9.3       Timer Unit Interrupt Requests       20         9.3.1       Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2)       20         9.3.2       Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2)       20         CHAPTER 10 TIME BASE COUNTER       20         10.1       Time Base Counter Structure       20         10.2       Time Base Interval Specification       20			18
7.2.3 Port T reception 19  CHAPTER 8 CLOCK GENERATOR 19  8.1 Clock Generator Structure 19  8.2 Processor Control Register (PRC) 19  CHAPTER 9 TIMER UNIT 19  9.1 Timer Unit Structure and Operation 19  9.2 Timer Control Registers (TMC0 and TMC1) 19  9.3 Timer Unit Interrupt Requests 20  9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20  9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2) 20  CHAPTER 10 TIME BASE COUNTER 20  10.1 Time Base Counter Structure 20  10.2 Time Base Interval Specification 20			190
8.1 Clock Generator Structure		·	19
8.2 Processor Control Register (PRC)	CHAPTE	R 8 CLOCK GENERATOR	193
8.2 Processor Control Register (PRC)	8.1	Clock Generator Structure	193
9.1 Timer Unit Structure and Operation	8.2		196
9.2 Timer Control Registers (TMC0 and TMC1)	CHAPTE	R 9 TIMER UNIT	197
9.2 Timer Control Registers (TMC0 and TMC1)	9.1	Timer Unit Structure and Operation	197
9.3 Timer Unit Interrupt Requests 20 9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2) 20 9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2) 20  CHAPTER 10 TIME BASE COUNTER 20  10.1 Time Base Counter Structure 20 10.2 Time Base Interval Specification 20	9.2	•	199
9.3.1 Timer unit interrupt request control registers (TMIC0, TMIC1, and TMIC2)	9.3		205
9.3.2 Timer unit macro service control registers (TMMS0, TMMS1, and TMMS2)		, ,	206
10.1 Time Base Counter Structure		· · · · · · · · · · · · · · · · · · ·	206
10.2 Time Base Interval Specification	CHAPTE	R 10 TIME BASE COUNTER	207
10.2 Time Base Interval Specification	10.1	Time Base Counter Structure	207
•			208
		•	209

	Serial Interface Configuration
11.2	Asynchronous Mode
	11.2.1 Transmission
	11.2.2 Transmission completion interrupt
	11.2.3 Reception
	11.2.4 Reception completion interrupt
11.3	I/O Interface Mode
	11.3.1 Transmission
	11.3.2 Transmission completion interrupt
	11.3.3 Reception
	11.3.4 Reception error interrupt
	11.3.5 Serial register clear
11.4	Starting Transmission without Using Interrupts
11.5	Serial Mode Registers (SCM0 and SCM1)
11.6	Baud Rate Generators
	11.6.1 Serial control registers (SCC0 and SCC1)
11.7	Serial Error and Transmission/Reception State Detection
	11.7.1 Serial status registers (SCS0 and SCS1)
11.8	Break State Detection Function
11.9	Serial Interface Interrupt Requests
	11.9.1 Interrupt request control registers (SEICn, SRICn, and STICn: n = 0 or 1)
	11.9.2 Macro service control registers (SRMSn and STMSn: n = 0 or 1)
12.1	R 12 STANDBY FUNCTION
12.2	HALT Mode
	12.2.1 HALT mode release
12.3	STOP Mode
	12.3.1 STOP mode release
APTE	R 13 RESET FUNCTION
APTE	R 14 ADDRESS GENERATION
14.1	Instruction Address
	14.1.1 Direct addressing
	14.1.2 Relative addressing
	14.1.3 Register addressing
	14.1.3 Register addressing
	14.1.4 Register indirect addressing
	14.1.4 Register indirect addressing
14.2	14.1.4 Register indirect addressing  14.1.5 Index addressing  14.1.6 Based addressing
14.2	14.1.4 Register indirect addressing  14.1.5 Index addressing  14.1.6 Based addressing  14.1.7 Based index addressing

	14.2.2	Immediate addressing	242
	14.2.3	Direct addressing	243
	14.2.4	Register indirect addressing	243
	14.2.5	Automatic increment/decrement addressing	243
	14.2.6	Index addressing	244
	14.2.7	Based addressing	244
	14.2.8	Based index addressing	245
	14.2.9	Bit addressing	246
	14.2.10	Special function register addressing	246
CHAPTE	R 15 O	PERATION STATE TRANSITION	247
APPENE	DIX A LI	IMITATIONS	249
<b>A.</b> 1	Limita	tion on Conflict between Macro Service and INT	249
	A.1.1	Description of limitation	249
	A.1.2	Avoidance methods	249
A.2	Cautio	ns on Use of the MOVSPA Instruction	250
	A.2.1	Device operation description (symptom)	250
	A.2.2	Avoidance methods	252
A.3	Limita	tions on Send Data Missing by Transmission Disable Operation	
	during	Serial Transmission	253
	A.3.1	Device operation description (symptom)	253
	A.3.2	Avoidance methods	253
A.4	Cautio	ns on Interrupt Priority Levels and Servicing Sequence	254
A.5	Cautio	n on Starting Timer Countdown	255
	A.5.1	Device operation description (symptom)	255
	A.5.2	Avoidance method	255
A.6	Limita	tions on Macro Service Masks	257
	A.6.1	Device operation description (symptom)	257
	A.6.2	Avoidance method	258
A.7	Limita	tions on CVTBD/CVTDB Instructions	259
	A.7.1	Device operation description (symptom)	259
	A.7.2	Avoidance method	259
APPENI	DIX B S	ETTING EXAMPLES	261
B.1	Ports .		261
B.2	Progra	mmable Wait, Processor Control, and Refresh Function	262
<b>B.3</b>	Regist	er Bank Switching	265
	B.3.1	Register bank switching by interrupt request	265
	B.3.2	Register bank switching by instruction (BRKCS or MOVSPA instruction)	267
	B.3.3	Register bank switching by instruction (MOVSPB or TSKSW instruction)	268
<b>B.4</b>	Acces	s to Internal Data Area	269
B.5	Timer	Unit	270
B.6	I/O Int	terface Mode	274
B.7	Macro	Service	276
	B.7.1	Normal mode (serial interface UART transmission)	276

	B.7.2 Character search mode (serial interface UART reception)	279
B.8	DMA Controller	282
	B.8.1 Demand release mode	282
	B.8.2 Single step mode	283
	B.8.3 Burst mode	284
APPEND	X C Q & A	285
<b>C.1</b>	Internal CPU Function	290
C.2	Interrupt Function	292
C.3	Bus Control	299
C.4	DMA Controller	305
<b>C.</b> 5	Clock Generator	313
C.6	Timer Unit	314
<b>C.7</b>		315
C.8		319
C.9		320
C.10		322
APPEND	X D. REGISTER INDEX (IN AI PHARETICAL ORDER)	325

# [MEMO]

# LIST OF FIGURES (1/4)

No.	Title	Page
3-1	CPU Pipeline Operation Example	39
3-2	Register Bank Configuration	
3-3	FLAG Register	
3-4	Memory Map	
3-5	Memory Space Access Conditions	
3-6	On-chip RAM Area Map	
3-7	I/O Map (64 Kbytes)	
4-1	Servicing Mode of Interrupts Subject to Multiple Servicing Control	
4-2	Multiple servicing of Same Interrupts	
4-3	Interrupt Acknowledge Operation	72
4-4	Register Bank Switching Sequence	75
4-5	Register Bank Return Sequence	
4-6	Register Bank Switching Sequence by Executing TSKSW Instruction	78
4-7	Interrupt Servicing Efficiency Using Macro Service	
4 <del>-8</del>	Normal Mode Operation Flow	81
4- <del>9</del>	Example of Serial Interface Transmission	82
4-10	Character Search Mode Operation Flow	
4-11	Example of Serial Interface Reception	
4-12	Macro Service Control Register	86
4-13	Macro Service Channel Configuration	
4-14	INT Interrupt Acknowledge Timing	89
4-15	Interrupt Request Control Register	91
<b>4-</b> 16	IROS	92
<b>4</b> -17	ISPR	94
4-18	ISPR States	95
4-19	INTM	96
4-20	EXICO, EXIC1, and EXIC2	
4-21	EMS0, EMS1, and EMS2	97
5-1	Memory Bank Structure	
5-2	WTC	121
5-3	Wait via READY Pin (μPD70325)	
5-4	Wait via READY Pin (µPD70335)	131
5-5	Control Circuit Depending on the RFLV Bit Contents	
5-6	RFM	143

# LIST OF FIGURES (2/4)

5-8       μPD41256 Connection Circuit Example       14         5-9       Memory Read Cycle       14         5-10       Memory Write Cycle       14         5-11       I/O Read Cycle       14         5-12       I/O Write Cycle       14         5-13       Memory Read Cycle (when one wait state is inserted)       14         5-14       Memory Write Cycle (when two wait states are inserted)       14         5-15       Memory Write Cycle (during READY pin operation)       14         5-16       Refresh Cycle (when one wait state is inserted)       14	age
5-8         μPD41256 Connection Circuit Example         14           5-9         Memory Read Cycle         12           5-10         Memory Write Cycle         14           5-11         I/O Read Cycle         14           5-12         I/O Write Cycle         14           5-13         Memory Read Cycle (when one wait state is inserted)         14           5-14         Memory Write Cycle (when two wait states are inserted)         14           5-15         Memory Write Cycle (during READY pin operation)         14           5-16         Refresh Cycle (when one wait state is inserted)         14	44
5-10         Memory Write Cycle         14           5-11         I/O Read Cycle         14           5-12         I/O Write Cycle         14           5-13         Memory Read Cycle (when one wait state is inserted)         14           5-14         Memory Write Cycle (when two wait states are inserted)         14           5-15         Memory Write Cycle (during READY pin operation)         14           5-16         Refresh Cycle (when one wait state is inserted)         14	45
5-10         Memory Write Cycle         14           5-11         I/O Read Cycle         14           5-12         I/O Write Cycle         14           5-13         Memory Read Cycle (when one wait state is inserted)         14           5-14         Memory Write Cycle (when two wait states are inserted)         14           5-15         Memory Write Cycle (during READY pin operation)         14           5-16         Refresh Cycle (when one wait state is inserted)         14	47
5-12 I/O Write Cycle	47
5-13 Memory Read Cycle (when one wait state is inserted) 14 5-14 Memory Write Cycle (when two wait states are inserted) 14 5-15 Memory Write Cycle (during READY pin operation) 14 5-16 Refresh Cycle (when one wait state is inserted) 14	47
5-14 Memory Write Cycle (when two wait states are inserted) 14 5-15 Memory Write Cycle (during READY pin operation) 14 5-16 Refresh Cycle (when one wait state is inserted) 14	47
5-15 Memory Write Cycle (during READY pin operation) 14 5-16 Refresh Cycle (when one wait state is inserted) 14	47
5-16 Refresh Cycle (when one wait state is inserted)	47
5-16 Refresh Cycle (when one wait state is inserted)	48
	48
	48
	48
	49
	50
	50
	50
	50
	51
	51
	52
	52
	53
	53
	54
6-1 DMAM0 and DMAM1	64
	65
	66
	68
	70
	71
	72
	73
	73
6-10 Demand Release Mode (I/O to memory, I/O: two wait state insertion,	-
• • • • • • • • • • • • • • • • • • • •	73

# LIST OF FIGURES (3/4)

Figure No.	Title	Page
6-11	When in Burst Mode (byte transfer)	174
6-12	When in Single-Step Mode (uPD70335)	
6-13	One Transfer Mode on µPD70335 (memory to I/O with no wait state insertion)	176
6-14	Demand Release Mode (I/O to memory, I/O: two wait state insertion, memory: no wait state insertion)	177
6-15	Example of IORD and IOWR Signal Generation Circuit	
7-1	Structure of Ports 0 to 2	
7 <b>-</b> 2	Port Set to Output Port Mode	182
7-3	Port Set to Input Port Mode	182
7-4	Port Set to Control Mode	183
7-5	PMC0	-
7-6	PM0,	
7-7	PMC1	186
7-8	PM1	
7 <del>-9</del>	PMC2	187
7-10	PM2	
7-11	Block Diagram of Port T	
7-12	PMT	190
8-1	Block Diagram of Clock Generator	193
8-2	Clock Generator External Circuit	
8-3	PRC	196
9-1	Timer Unit Structure during Interval Timer Mode	197
9-2	Timer Unit Structure during One-shot Timer Mode	198
9-3	Output State of TOUT Pin (during One-shot Timer Mode)	
9-4	TMC0	203
9-5	TMC1	204
9-6	Interrupt Requests Occurring from Timer Unit	205
9-7	TMICO, TMIC1, and TMIC2	206
9-8	TMMS0, TMMS1, and TMMS2	206
10-1	Time Base Counter Structure	207
10-2	PRC	208
10-3	TBIC	209
11-1	Serial Interface Function	212
11-2	Format of Send Data	213
11-3	Receive Data Sampling Timing	215

# LIST OF FIGURES (4/4)

Figure No.	Title	Page
11-4	SCM0 and SCM1 (when asynchronous mode is set)	220
11-5	SCM0 (when I/O interface mode is set)	221
11-6	SCC0 and SCC1	224
11-7	SCS0 and SCS1	227
11-8	SEICn, SRICn, and STICn (n = 0 or 1)	229
11-9	SRMSn and STMSn (n = 0 or 1)	230
12-1	STBC	231
12-2	HALT Mode Release when Interrupt Request Occurs	233
12-3	Macro Service or DMA Start during HALT Mode	233
12-4	STOP Mode Release by Input to NMI Pin	234
15-1	Operation State Transition Diagram	247
A-1	Normal Operation	250
A-2	Abnormal Operation	251

# LIST OF TABLES (1/1)

Table No.	Title	Page
2-1	Operation of Port 0 (n = 0 to 7)	20
2-2	Operation of Port 1 (n = 0 to 7)	21
2-3	Operation of Port 2 (n = 0 to 7)	24
3-1	General Purpose Register Offsets	43
3-2	Pointer and Index Register Offsets	44
3-3	Segment Register Offsets	45
3-4	Special Function Register List	58
4-1	Interrupt Source List	66
4-2	Software Interrupts	98
5-1	Bus Control Pin Functions	117
5-2	μPD70335 Data Access	119
5-3	Address Time-Division Multiplexing Output	120
5-4	Wait State Settings	122
5-5	Refresh Cycles	140
5-6	Number of Wait States Inserted in Refresh Cycle	141
5-7	REFRO Signal Output Levels	142
6-1	Transfer Mode Functions	156
7-1	Operation of Port 0 (n = 0 to 7)	184
7-2	Operation of Port 1 (n = 0 to 7)	185
7-3	Operation of Port 2 (n = 0 to 7)	187
8-1	Recommended Ceramic Resonators	195
8-2	Recommended Crystal Resonators	195
9-1	TMn Count Time in Interval Timer Mode (n = 0 or 1)	201
9-2	TM0 and MD0 Count Time in One-shot Timer Mode	202
11-1	Baud Rate Generator Setup Values (for reference)	223
12-1	Operation after HALT Mode Is Released when Interrupt Request Occurs	233
12-2	HALT Mode and STOP Mode	235
13-1	Hardware States after Reset	237
A-1	Instructions Subject to Limitations Concerning CVTBD and CVTDB Instructions	260

[MEMO]