

Very Low Power/Voltage CMOS SRAM 128K X 8 bit

BS62LV1024

■ FEATURES

Wide Vcc operation voltage: 2.4V ~ 5.5V

• Very low power consumption :

I- grade: 25mA (Max.) operating current

0.02uA (Typ.) CMOS standby current

Vcc = 5.0V C-grade: 35mA (Max.) operating current I- grade: 40mA (Max.) operating current

0.4uA (Typ.) CMOS standby current

· High speed access time :

-70 70ns (Max.) at Vcc = 3.0V

- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, CE1, and OE options

■ PRODUCT FAMILY

■ DESCRIPTION

The BS62LV1024 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.02uA and maximum access time of 70ns in 3V operation.


Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.

The BS62LV1024 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.


The BS62LV1024 is available in DICE form, JEDEC standard 32 pin 525mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP, 8mmx13.4mm STSOP and 8mmx20mm TSOP.

			SPEED	Р	OWER DI				
PRODUCT FAMILY	OPERATING TEMPERATURI	Vcc RANGE	(ns)		NDBY 1, Max)			PKG TYPE	
			Vcc=3V	Vcc=5V	Vcc=3V	Vcc=5V	Vcc=3V		
BS62LV1024SC					1.0uA		20mA	SOP-32	
BS62LV1024TC				70 3.0uA		35mA		TSOP-32	
BS62LV1024STC	+0 °C to +70°C	2.4V ~ 5.5V 70	70					STSOP-32	
BS62LV1024PC	+0 0 10 +70 0		70					PDIP-32	
BS62LV1024JC								SOJ-32	
BS62LV1024DC								DICE	
BS62LV1024SI								SOP-32	
BS62LV1024TI					1			TSOP-32	
BS62LV1024STI	-40°C to +85°C	2.4V ~ 5.5V	70	E 0A	1 5	40m A	25m A	STSOP-32	
BS62LV1024PI	-40 C to +85 C	2.4v ~ 5.5V	70	5.0uA	1.5uA	40mA	25mA	PDIP-32	
BS62LV1024JI						1		SOJ-32	
BS62LV1024DI								DICE	

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 8-bit words in the RAM
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
DQ0-DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	WE	CE1	CE2	ŌĒ	I/O OPERATION	Vcc CURRENT
Not selected	Х	Н	X	X	High 7	1 1
(Power Down)	X X L X		CCSB, CCSB1			
Output Disabled	Н	L	Н	Н	High Z	I _{cc}
Read	Н	L	Н	L	Dout	I _{cc}
Write	L	L	Н	Х	DIN	I _{cc}

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
I оит	DC Output Current	20	mA

^{1.} Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0°C to +70°C	2.4V ~ 5.5V		
Industrial	-40 ° C to +85 ° C	2.4V ~ 5.5V		

■ CAPACITANCE ⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3.0V Vcc=5.0V	-0.5		0.8	V
ViH	Guaranteed Input High Voltage ⁽²⁾		Vcc=3.0V Vcc=5.0V	2.0 2.2		Vcc+0.2	V
lıL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc	•			1	uA
loL	Output Leakage Current	$Vcc = Max$, $\overline{CE1} = V_{IH}$, $CE2 = V_{IL}$ or $\overline{OE} = V_{IH}$, $V_{I/O} = 0V$ to Vcc		1	1	1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=3.0V Vcc=5.0V			0.4	V
Vон	Output High Voltage	Vcc = Min, Iон = -1mA	Vcc=3.0V Vcc=5.0V	2.4	· <u></u>	·	V
Icc	Operating Power Supply	CE1 = V _L , or CE2 = V _H ,	Vcc=3.0V		-	20	mA
icc	Current	I _{DQ} = 0mA, F = Fmax ⁽³⁾	Vcc=5.0V		-	35	ША
Iccsb	Standby Current-TTL	$\overline{CE1} = V_{IH}$, or $CE2 = V_{IL}$,	Vcc=3.0V	1	ı	1	mA
ТОСЭВ	Otanaby Ganent-TTE	$I_{DQ} = 0mA, F = Fmax^{(3)}$	Vcc=5.0V		1	2	111/4
ICCSB1	Standby Current-CMOS		Vcc=3.0V		0.02	1	uA
ICCSB1	Standby Current-CMOS		Vcc=5.0V		0.4	3	ūζ


- 1. Typical characteristics are at TA = 25°C.
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0°C to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\label{eq:center} \begin{array}{ c c } \hline \hline {CE1} \ \ge \ Vcc \mbox{ - } 0.2V, \ CE2 \ \le \ 0.2V, \\ V_{IN} \ \ge \ Vcc \mbox{ - } 0.2V \mbox{ or } V_{IN} \ \le \ 0.2V \\ \hline \end{array}$	1.5	-	ı	V
I _{CCDR}	Data Retention Current	$\label{eq:control_control} \begin{array}{ c c c } \hline \hline {CE1} \ \ge \ Vcc 0.2V, \ CE2 \ \le \ 0.2V, \\ \hline V_{IN} \ \ge \ Vcc 0.2V \ \mbox{or} \ V_{IN} \ \le \ 0.2V \\ \hline \end{array}$		0.02	0.3	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		1	ns
t _R	Operation Recovery Time	Coo recension vareienn	T _{RC} (2)	-	-	ns

- 1. Vcc = 1.5V, T_A = + 25°C
- 2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)






■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
$\times\!\!\times\!\!\times$	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
\longrightarrow	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc=3.0V) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS62LV1024-70 MIN. TYP. MAX.		
t _{AVAX}	t _{RC}	Read Cycle Time	70		-	ns
t _{AVQV}	t AA	Address Access Time	-		70	ns
t _{E1LQV}	t ACS1	Chip Select Access Time (CE	Ī)		70	ns
t _{E2HOV}	t ACS2	Chip Select Access Time (CE	2)		70	ns
t _{GLQV}	t oe	Output Enable to Output Valid			50	ns
t _{E1LQX}	t _{cLZ1}	Chip Select to Output Low Z (CE	Ī) 10			ns
t _{E2HOX}	t _{CLZ2}	Chip Select to Output Low Z (CE	2) 10			ns
t _{GLQX}	t _{olz}	Output Enable to Output in Low Z	10			ns
t _{E1HQZ}	t _{chz1}	Chip Deselect to Output in High Z (CE	Ī) 0		40	ns
t _{E2HQZ}	t _{CHZ2}	Chip Deselect to Output in High Z (CE	2) 0		40	
t _{GHQZ}	t _{ohz}	Output Disable to Output in High Z	0		35	ns
t _{AXOX}	t _{oн}	Output Disable to Address Change	10			ns



■ SWITCHING WAVEFORMS (READ CYCLE)



NOTES:

- 1. WE is high in read Cycle.
- 2. Device is continuously selected when CE1 = V_{IL} and CE2= V_{IH}.
- 3. Address valid prior to or coincident with $\overline{\text{CE1}}$ transition low and/or CE2 transition high.
- 4. $\overline{OE} = V_{IL}$.
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C, Vcc=3.0V)

WRITE CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		BS62LV1024-70 MIN. TYP. MAX.		
t _{AVAX}	t _{wc}	Write Cycle Time	70			ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write	70			ns
t _{avwl}	t _{AS}	Address Set up Time	0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write	70			ns
t _{wLWH}	t _{wp}	Write Pulse Width	50			ns
t _{whax}	t _{wR1}	Write Recovery Time (CE1 , WE)	0			ns
t _{E2LAX}	t _{wR2}	Write Recovery Time (CE2)	0			ns
t _{wLOZ}	t _{wHZ}	Write to Output in High Z	0		30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap	30			ns
t _{whdx}	t _{DH}	Data Hold from Write Time	0			ns
t _{GHOZ}	t _{oHZ}	Output Disable to Output in High Z	0		30	ns
t _{whqx}	t _{ow}	End of Write to Output Active	5			ns

■ SWITCHING WAVEFORMS (WRITE CYCLE)





WRITE CYCLE2 (1,6)




NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write. ____
- 3. Two is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the $\overline{\text{CE1}}$ low transition or the CE2 high transition occurs simultaneously with the $\overline{\text{WE}}$ low transitions or after the $\overline{\text{WE}}$ transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500 mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Towis measured from the later of CE1 going low or CE2 going high to the end of write.



■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS




SYMBOLUNIT	INCH	MM	
A	0.111±0.007	2.821±0.176	
A1	0.009±0.005	0.229±0.127	
A2	0.1055±0.0055	2.680±0.140	
b	0.014 ~ 0.020	0.35 ~ 0.50	
b1	0.014 ~ 0.018	0.35 ~ 0.46	
c	0.006 ~ 0.012	0.15 ~ 0.32	
c1	0.006 ~ 0.011	0.15 ~ 0.28	
D	0.805±0.005	20.447±0.127	
E	0.445±0.005	11.303±0.127	
E1	0.555±0.012	14.097±0.305	
е	0.050±0.006	1.270±0.152	
L	0.033±0.010	0.834±0.25	
L1	0.055±0.008	1.397±0.203	
У	0.004 Max.	0.1 Max.	
θ	0° ~ 10°	0° ~ 10°	

SOP -32





■ PACKAGE DIMENSIONS (continued)




UNIT	INCH	MM	
Α	0.0433± 0.004	1.10± 0.10	
A1	0.004± 0.002	0.10± 0.05	
A2	0.039± 0.002	1.00± 0.05	
b	0.009± 0.002	0.22± 0.05	
b 1	0.008± 0.001	0.20± 0.03	
С	0.004 ~ 0.008	0.10 ~ 0.21	
c1	0.004 ~ 0.006	0.10 ~ 0.16	
D	0.465± 0.004	11.80± 0.10	
Е	0.315± 0.004	8.00± 0.10	
е	0.020± 0.004	0.50± 0.10	
HD	0.528± 0.008	13.40± 0.20	
L	0.0197 +0.008	0.50 +0.2	
L1	0.0315± 0.004	0.80± 0.10	
у	0.004 Max.	0.1 Max.	
θ	0. ~ 8.	0. ~ 8.	

STSOP - 32








TSOP - 32

UNIT	INCH	MM
A	0.0433± 0.004	1.10± 0.10
A1	0.004± 0.002	0.10± 0.05
A2	0.039± 0.002	1.00± 0.05
ь	0.009± 0.002	0.22± 0.05
b1	0.008± 0.001	0.20± 0.03
С	0.004 ~ 0.008	0.10 ~ 0.21
c1	0.004 ~ 0.006	0.10 ~ 0.16
D	0.724± 0.004	18.40± 0.10
Е	0.315± 0.004	8.00± 0.10
е	0.020± 0.004	0.50± 0.10
HD	0.787± 0.008	20.00± 0.20
L	0.0197 +0.008	0.50 +0.2
L1	0.0315± 0.004	0.80± 0.10
у	0.004 Max.	0.1 Max.
θ	0. ~ 8.	0° ~ 8°




■ PACKAGE DIMENSIONS (continued)




SYMBOL	INCH(BASE)	MM(REF)	
A1	0.010(MIN)	0.254(MIN)	
A2	0.154±0.005	3.912±0.127	
В	0.018±0.005	0.457±0.127	
B1	0.050±0.005	1.270±0.127	
с	0.010±0.004	0.254±0.102	
D	1.650±0.005	41.910±0.127	
Е	0.600±0.010	15.240±0.254	
E1	0.544±0.004	13.818±0.102	
e	0.100(TYP)	2.540(TYP)	
eВ	0.650±0.020	16.510±0.508	
L	0.130±0.010	3.302±0.254	
s	0.075±0.010	1.905±0.254	
Q1	0.070±0.005	1.778±0.127	

PDIP - 32



Symbol	Dimension in inch		Dimension in mm			
	Min	Nom	Max	Min	Nom	Max
Α	0.128	0.132	0.140	3.25	3.35	3.56
Αı	0.082	_	_	2.08	_	_
A ₂	0.095	0.100	0.105	2.41	2.54	2.67
b	0.016	0.018	0.020	0.41	0.46	0.51
b2	0.026	0.028	0.032	0.66	0.71	0.81
С	0.006	0.008	0.012	0.15	0.20	0.30
D	0.820	0.825	0.830	20.83	20.96	21.08
E	0.330	0.335	0.340	8.39	8.51	8.63
E ₁	0.295	0.300	0.305	7.49	7.62	7.75
E ₂	0.260	0.267	0.274	6.61	6.78	6.96
е	_	0.050	_	_	1.27	
s	_	_	0.048	_	_	1.22
У	_	-	0.004	-		0.10
θ	−5*	2*	6'	-5*	2*	6*



Note:

eВ

- NOTE:

 DIMENSION D DOES NOT INCLUDE MOLD FLASH, TIE BAR BURRS, AND GATE BURRS SHALL NOT EXCEED .000 F PER END.

 DIMENSION E DOES SHALL NOT EXCEED .000 F PER END.

 DIMENSION E DOES NOT INCLUDE INTERCEAD FLASH. INTERCEAD FLASH.

 DIMENSION D DOES NOT INCLUDE INTERCEAD FLASH. INTERCEAD FLASH.

 SHALL STAND FLASH DEPTEMBER OF THE CONTROL OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS,

 OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS,

 CATE BURRS AND INTERCEAD FLASH, BUT INCLUDEING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.

 DIMENSION S INCLUDES MOLD PROTRUSION. MISMATCH AND SUPPORTING BAR BURRS.

- DAR DURING.

 DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION.
 THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE b2 DIMENSION TO BE
 GREATER THAN 0.37" THE DAMBAR NITURISION(S) SHALL NOT CAUSE
 THE b2 DIMENSION TO BE SMALLER THAN .025"

SOJ - 32



REVISION HISTORY

Revision	Description	Date	Note
2.2	2001 Data Sheet release	Apr. 15, 2001	