

PSoC 4000 Family

PSoC[®] 4 Registers Technical Reference Manual (TRM)

Document No. 001-90002 Rev. *C

November 10, 2016

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone: +1.408.943.2600 http://www.cypress.com



Copyrights

© Cypress Semiconductor Corporation, 2013-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Contents



1. CM0 Registers		16	
		17	
1.1	1 CM	O Register Details	17
1.1		CM0 DWT PID4	
1.1		CMO DWT PID0	
1.1		CM0_DWT_PID1	
1.1		CM0_DWT_PID2	
1.1		CM0_DWT_PID3	
1.1	1.6	CM0_DWT_CID0	24
1.1	1.7	CM0_DWT_CID1	25
1.1	1.8	CM0_DWT_CID2	26
1.1	1.9	CM0_DWT_CID3	27
1.1	1.10	CM0_BP_PID4	28
1.1		CM0_BP_PID0	
1.1		CM0_BP_PID1	
1.1	1.13	CM0_BP_PID2	31
1.1	1.14	CM0_BP_PID3	32
1.1	1.15	CM0_BP_CID0	33
1.1		CM0_BP_CID1	
1.1		CM0_BP_CID2	
1.1		CM0_BP_CID3	
1.1		CM0_SYST_CSR	
1.1		CM0_SYST_RVR	
		CM0_SYST_CVR	
		CM0_SYST_CALIB	
		CM0_ISER	
		CM0_ICER	
		CM0_ISPR	
		CM0_ICPR	
		CM0_IPR0	
		CM0_IPR1	
		CM0_IPR2	
		CM0_IPR3	
		CM0_IPR4	
		CM0_IPR5	
		CM0_IPR6	
		CM0_IPR7	
		CM0_CPUID	
		CM0_ICSR	
		CM0_AIRCR	
		CM0_SCR	
1.1	1.39	CM0_CCR	60



	1.1.40	CM0_SHPR2	
	1.1.41	CM0_SHPR3	
	1.1.42	CM0_SHCSR	63
	1.1.43	CM0_SCS_PID4	64
	1.1.44	CM0_SCS_PID0	65
	1.1.45	CM0_SCS_PID1	66
	1.1.46	CM0_SCS_PID2	67
	1.1.47	CM0_SCS_PID3	68
	1.1.48	CM0_SCS_CID0	69
	1.1.49	CM0_SCS_CID1	70
	1.1.50	CM0_SCS_CID2	71
	1.1.51	CM0_SCS_CID3	72
	1.1.52	CM0_ROM_SCS	73
	1.1.53	CM0_ROM_DWT	74
	1.1.54	CMO ROM BPU	75
	1.1.55	CM0 ROM END	76
	1.1.56	CMO ROM CSMT	77
	1.1.57	CM0 ROM PID4	
	1.1.58	CM0 ROM PID0	
	1.1.59	CM0 ROM PID1	
	1.1.60	CM0 ROM PID2	
	1.1.61	CMO ROM PID3	
	1.1.62	CM0 ROM CID0	
	1.1.63	CM0_ROM_CID1	
	1.1.64	CM0 ROM CID2	
	1.1.65	CM0 ROM CID3	
2. CN	T Registers	S	87
	2.1 C	NT Register Mapping Details	87
	2.1.1	TCPWM_CNT_CTRL	88
	2.1.2	TCPWM_CNT_STATUS	
	2.1.3	TCPWM_CNT_COUNTER	
	2.1.4	TCPWM_CNT_CC	
	2.1.5	TCPWM_CNT_CC_BUFF	
	2.1.6	TCPWM_CNT_PERIOD	
	2.1.7	TCPWM_CNT_PERIOD_BUFF	
	2.1.8	TCPWM CNT TR CTRL0	
	2.1.9	TCPWM_CNT_TR_CTRL1	
	2.1.10	TCPWM_CNT_TR_CTRL2	
	2.1.11	TCPWM_CNT_INTR	
	2.1.12	TCPWM_CNT_INTR_SET	
	2.1.12	TCPWM_CNT_INTR_MASK	
	2.1.14	TCPWM CNT INTR MASKED	
	∠. 1.1⊤		
3. CPI	USS Regist	ters	107
	3.1 C	PUSS Register Mapping Details	107
	3.1.1	CPUSS_CONFIG	
	3.1.2	CPUSS_SYSREQ	
	3.1.3	CPUSS_SYSARG	111
	3.1.3 3.1.4	CPUSS_SYSARGCPUSS_FLASH_CTL	



4. CSD	Register	S	114
	4.1 C	SD Register Mapping Details	114
	4.1.1	CSD_ID	
	4.1.2	CSD_CONFIG	116
	4.1.3	CSD_IDAC	120
	4.1.4	CSD_COUNTER	122
	4.1.5	CSD_STATUS	123
	4.1.6	CSD_INTR	124
	4.1.7	CSD_INTR_SET	125
	4.1.8	CSD_PWM	126
	4.1.9	CSD_TRIM1	
	4.1.10	CSD_TRIM2	128
5. GPIO	Registe	rs	129
	5.1 G	SPIO Register Mapping Details	129
	5.1.1	GPIO_INTR_CAUSE	
			404
6. GPIO	_PRT Re		131
		SPIO_PRT Register Mapping Details	
	6.1.1	GPIO_PRT0_DR	
	6.1.2	GPIO_PRTO_PS	
	6.1.3	GPIO_PRTO_PC	
	6.1.4 6.1.5	GPIO_PRTO_INTR_CFG	
	6.1.5	GPIO_PRT0_INTRGPIO_PRT0_PC2	
	6.1.7	GPIO_PRT0_PC2	
	6.1.8	GPIO_PRT0_DR_CLR	
	6.1.9	GPIO_PRT0_DR_INV	
	6.1.10	GPIO_PRT1_DR	
	6.1.11	GPIO_PRT1_PS	
	6.1.12	GPIO_PRT1_PC	
	6.1.13	GPIO_PRT1_INTR_CFG	
	6.1.14	GPIO PRT1 INTR	
	6.1.15	GPIO_PRT1_PC2	
	6.1.16	GPIO_PRT1_DR_SET	
	6.1.17	GPIO_PRT1_DR_CLR	
	6.1.18	GPIO_PRT1_DR_INV	
	6.1.19	GPIO PRT2 DR	
	6.1.20	GPIO_PRT2_PS	
	6.1.21	GPIO_PRT2_PC	
	6.1.22	GPIO_PRT2_INTR_CFG	
	6.1.23	GPIO_PRT2_INTR	
	6.1.24	GPIO_PRT2_PC2	
	6.1.25	GPIO_PRT2_DR_SET	
	6.1.26	GPIO_PRT2_DR_CLR	
	6.1.27	GPIO_PRT2_DR_INV	
	6.1.28	GPIO_PRT3_DR	
	6.1.29	GPIO_PRT3_PS	
	6.1.30	GPIO_PRT3_PC	
	6.1.31	GPIO_PRT3_INTR_CFG	
	6.1.32	GPIO_PRT3_INTR	
	6.1.33	GPIO_PRT3_PC2	
	6.1.34	GPIO_PRT3_DR_SET	



	6.1.35 6.1.36	GPIO_PRT3_DR_CLRGPIO_PRT3_DR_INV	
7. HSI	OM Registe		183
		SIOM Register Mapping Details	
	7.1.1	HSIOM_PUMP_CTL	184
8. HSI	OM_PRT R	egisters	185
	8.1 HS	SIOM_PRT Register Mapping Details	185
	8.1.1	HSIOM_PORT_SEL0	
	8.1.2	HSIOM_PORT_SEL1	188
	8.1.3	HSIOM_PORT_SEL2	190
	8.1.4	HSIOM_PORT_SEL3	192
9. PEF	RI Register	s	194
	9.1 PE	ERI Register Mapping Details	194
	9.1.1	PERI_DIV_CMD	
	9.1.2	PERI_PCLK_CTL0	197
	9.1.3	PERI_PCLK_CTL1	198
	9.1.4	PERI_PCLK_CTL2	
	9.1.5	PERI_PCLK_CTL3	
	9.1.6	PERI_DIV_16_CTL0	
	9.1.7	PERI_DIV_16_CTL1	
	9.1.8	PERI_DIV_16_CTL2	
	9.1.9	PERI_DIV_16_CTL3	204
10. SC	B Register	rs	205
	10.1 SC	CB Register Mapping Details	205
		SCB_CTRL	207
	10.1.1		
	10.1.1 10.1.2	SCB_STATUS	
	10.1.2 10.1.3	SCB_STATUSSCB_I2C_CTRL	209
	10.1.2 10.1.3 10.1.4	SCB_STATUSSCB_I2C_CTRLSCB_I2C_STATUS	209 210 213
	10.1.2 10.1.3 10.1.4 10.1.5	SCB_STATUSSCB_I2C_CTRLSCB_I2C_STATUSSCB_I2C_M_CMD	209 210 213 215
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6	SCB_STATUSSCB_I2C_CTRLSCB_I2C_STATUSSCB_I2C_M_CMDSCB_I2C_S_CMD	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7	SCB_STATUS	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_TIFO_CTRL SCB_RX_TIFO_CTRL SCB_RX_TIFO_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_RX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD_SILENT SCB_EZ_DATA0	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17 10.1.18	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD_SILENT SCB_RX_FIFO_RD_SILENT SCB_EZ_DATA0 SCB_EZ_DATA1	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17 10.1.18 10.1.19 10.1.20	SCB_STATUS SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD_SILENT SCB_RX_FIFO_RD_SILENT SCB_EZ_DATA0 SCB_EZ_DATA1 SCB_EZ_DATA2	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17 10.1.18 10.1.19 10.1.20 10.1.21	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD_SILENT SCB_EZ_DATA1 SCB_EZ_DATA2 SCB_EZ_DATA3	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17 10.1.18 10.1.19 10.1.20 10.1.21	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_STATUS SCB_RX_CTRL SCB_RX_FIFO_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_EZ_DATA0 SCB_EZ_DATA1 SCB_EZ_DATA2 SCB_EZ_DATA3 SCB_EZ_DATA4	
	10.1.2 10.1.3 10.1.4 10.1.5 10.1.6 10.1.7 10.1.8 10.1.9 10.1.10 10.1.11 10.1.12 10.1.13 10.1.14 10.1.15 10.1.16 10.1.17 10.1.18 10.1.19 10.1.20 10.1.21	SCB_I2C_CTRL SCB_I2C_STATUS SCB_I2C_M_CMD SCB_I2C_S_CMD SCB_I2C_CFG SCB_TX_CTRL SCB_TX_FIFO_CTRL SCB_TX_FIFO_STATUS SCB_TX_FIFO_WR SCB_RX_CTRL SCB_RX_FIFO_STATUS SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD SCB_RX_FIFO_RD_SILENT SCB_EZ_DATA1 SCB_EZ_DATA2 SCB_EZ_DATA3	



1	0.1.26	SCB_EZ_DATA8	.238
1	0.1.27	SCB_EZ_DATA9	
1	0.1.28	SCB_EZ_DATA10	
1	0.1.29	SCB_EZ_DATA11	.241
1	0.1.30	SCB_EZ_DATA12	.242
1	0.1.31	SCB_EZ_DATA13	.243
1	0.1.32	SCB_EZ_DATA14	
1	0.1.33	SCB_EZ_DATA15	
1	0.1.34	SCB_EZ_DATA16	.246
1	0.1.35	SCB_EZ_DATA17	.247
1	0.1.36	SCB_EZ_DATA18	.248
1	0.1.37	SCB_EZ_DATA19	.249
1	0.1.38	SCB_EZ_DATA20	.250
1	0.1.39	SCB_EZ_DATA21	.251
1	0.1.40	SCB_EZ_DATA22	.252
1	0.1.41	SCB_EZ_DATA23	.253
1	0.1.42	SCB_EZ_DATA24	.254
1	0.1.43	SCB_EZ_DATA25	.255
1	0.1.44	SCB_EZ_DATA26	
1	0.1.45	SCB_EZ_DATA27	.257
1	0.1.46	SCB_EZ_DATA28	
1	0.1.47	SCB_EZ_DATA29	.259
1	0.1.48	SCB_EZ_DATA30	.260
1	0.1.49	SCB EZ DATA31	
1	0.1.50	SCB_INTR_CAUSE	.262
1	0.1.51	SCB_INTR_I2C_EC	
1	0.1.52	SCB_INTR_I2C_EC_MASK	
1	0.1.53	SCB_INTR_I2C_EC_MASKED	
1	0.1.54	SCB_INTR_M	
1	0.1.55	SCB_INTR_M_SET	
1	0.1.56	SCB_INTR_M_MASK	.269
1	0.1.57	SCB_INTR_M_MASKED	.270
1	0.1.58	SCB_INTR_S	
1	0.1.59	SCB_INTR_S_SET	.273
1	0.1.60	SCB_INTR_S_MASK	.275
1	0.1.61	SCB_INTR_S_MASKED	
1	0.1.62	SCB_INTR_TX	.279
1	0.1.63	SCB_INTR_TX_SET	.281
1	0.1.64	SCB_INTR_TX_MASK	
1	0.1.65	SCB_INTR_TX_MASKED	.283
1	0.1.66	SCB_INTR_RX	.284
1	0.1.67	SCB_INTR_RX_SET	.286
1	0.1.68	SCB_INTR_RX_MASK	
1	0.1.69	SCB_INTR_RX_MASKED	.288
11. SFLAS	_		289
		_ASH Register Mapping Details	
	1.1.1	SFLASH_PROT_ROW0	
	1.1.2	SFLASH_PROT_ROW1	
	1.1.3	SFLASH_PROT_ROW2	
	1.1.4	SFLASH_PROT_ROW3	
	1.1.5	SFLASH_PROT_ROW4	
	1.1.6	SFLASH_PROT_ROW5	
1	1.1.7	SFLASH_PROT_ROW6	.304



11.1.8	SFLASH_PROT_ROW7	305
11.1.9	SFLASH_PROT_ROW8	306
11.1.10	SFLASH_PROT_ROW9	307
11.1.11	SFLASH_PROT_ROW10	308
11.1.12	SFLASH_PROT_ROW11	309
11.1.13	SFLASH_PROT_ROW12	310
11.1.14	SFLASH_PROT_ROW13	311
11.1.15	SFLASH PROT ROW14	312
11.1.16		313
11.1.17		314
11.1.18		315
11.1.19		316
11.1.20		317
11.1.21		318
11.1.22		319
11.1.23		320
11.1.24		321
11.1.25		
11.1.26		
11.1.27		
11.1.28		
11.1.29		
11.1.29		
11.1.31		
11.1.31		
11.1.33		331
11.1.34		
11.1.35		
11.1.36 11.1.37		
11.1.38		
11.1.39		
11.1.40		
11.1.40		
11.1.41		
11.1.42		
11.1.44		341
11.1.45		
11.1.46		
11.1.47		
11.1.48		
11.1.49		
11.1.49		
11.1.50		
11.1.51		
11.1.52		
11.1.54 11.1.55		351
11.1.56		353
11.1.57		354
11.1.58		355
11.1.59		356
11.1.60		357
11161	2FLASH PROT ROWRO	358



11.1.62	SFLASH_PROT_ROW61	359
11.1.63	SFLASH_PROT_ROW62	360
11.1.64	SFLASH_PROT_ROW63	361
11.1.65	SFLASH_PROT_PROTECT	ION362
11.1.66	SFLASH_AV_PAIRS_8B0 .	363
11.1.67		364
11.1.68		365
11.1.69		366
11.1.70		367
11.1.71		368
11.1.72		
11.1.73		
11.1.74		371
11.1.75		
11.1.76		
11.1.77		
11.1.77		
11.1.79		
11.1.80		377
11.1.81		378
11.1.82		379
11.1.83		380
11.1.84		381
11.1.85		382
11.1.86		383
11.1.87		384
11.1.88		385
11.1.89		386
11.1.90		387
11.1.91		388
11.1.92		389
11.1.93	SFLASH_AV_PAIRS_8B27	390
11.1.94	SFLASH_AV_PAIRS_8B28	391
11.1.95	SFLASH_AV_PAIRS_8B29	392
11.1.96	SFLASH_AV_PAIRS_8B30	393
11.1.97	SFLASH_AV_PAIRS_8B31	394
11.1.98	SFLASH_AV_PAIRS_8B32	395
11.1.99	SFLASH_AV_PAIRS_8B33	396
11.1.100	SFLASH_AV_PAIRS_8B34	397
11.1.101	SFLASH_AV_PAIRS_8B35	398
11.1.102	SFLASH AV PAIRS 8B36	399
		400
		401
		402
		403
		407
		408
		410
		411
1117	THE ACT AV PAIRS ADAM	Δ17



11.1.116	SFLASH_AV_PAIRS_8B50		413
11.1.117	SFLASH_AV_PAIRS_8B51		414
11.1.118	SFLASH_AV_PAIRS_8B52		415
11.1.119	SFLASH_AV_PAIRS_8B53		416
11.1.120	SFLASH AV PAIRS 8B54		417
11.1.121	SFLASH AV PAIRS 8B55		418
		2	
11.1.148	SFLASH_AV_PAIRS_8B82		445
11.1.149	SFLASH_AV_PAIRS_8B83		446
11.1.150	SFLASH_AV_PAIRS_8B84		447
11.1.151	SFLASH_AV_PAIRS_8B85		448
11.1.152	SFLASH_AV_PAIRS_8B86		449
11.1.153	SFLASH_AV_PAIRS_8B87		450
11.1.154	SFLASH_AV_PAIRS_8B88		451
11.1.155	SFLASH_AV_PAIRS_8B89		452
11.1.156	SFLASH_AV_PAIRS_8B90		453
11.1.157	SFLASH AV PAIRS 8B91		454
)	
		2	
			403 466



11.1.170	SFLASH_AV_PAIRS_8B104	
11.1.171	SFLASH_AV_PAIRS_8B105	468
11.1.172	SFLASH_AV_PAIRS_8B106	469
	SFLASH_AV_PAIRS_8B107	
11.1.174	SFLASH_AV_PAIRS_8B108	471
11.1.175	SFLASH_AV_PAIRS_8B109	472
11.1.176	SFLASH_AV_PAIRS_8B110	473
11.1.177	SFLASH AV PAIRS 8B111	474
11.1.178	SFLASH AV PAIRS 8B112	475
11.1.179	SFLASH AV PAIRS 8B113	
11.1.180	SFLASH AV PAIRS 8B114	
11.1.181	SFLASH AV PAIRS 8B115	
_	SFLASH AV PAIRS 8B116	
11.1.183	SFLASH AV PAIRS 8B117	
11.1.184		
11.1.185	SFLASH AV PAIRS 8B119	
11.1.186	SFLASH AV PAIRS 8B120	
11.1.187	SFLASH AV PAIRS 8B121	
11.1.188	SFLASH AV PAIRS 8B122	
11.1.189	SFLASH AV PAIRS 8B123	
11.1.190	SFLASH AV PAIRS 8B124	
11.1.191	SFLASH AV PAIRS 8B125	
11.1.192		
11.1.192	SFLASH AV PAIRS 8B127	
11.1.194	SFLASH AV PAIRS 32B0	
11.1.194	SFLASH AV PAIRS 32B1	
11.1.195	SFLASH AV PAIRS 32B2	
	SFLASH AV PAIRS 32B3	
11.1.197	SFLASH_AV_PAIRS_32B3SFLASH_AV_PAIRS_32B4	
11.1.198	SFLASH_AV_PAIRS_32B4SFLASH_AV_PAIRS_32B5	
11.1.199		
11.1.200	SFLASH_AV_PAIRS_32B6	
11.1.201 11.1.202	SFLASH_AV_PAIRS_32B7	
11.1.203	SFLASH_AV_PAIRS_32B9	
11.1.204		
11.1.205		
	SFLASH_AV_PAIRS_32B12	
	SFLASH_AV_PAIRS_32B13	504
	SFLASH_AV_PAIRS_32B14	
	SFLASH_AV_PAIRS_32B15	
	SFLASH_CPUSS_WOUNDING	
	SFLASH_SILICON_ID	
	SFLASH_CPUSS_PRIV_RAM	
	SFLASH_CPUSS_PRIV_ROM_BROM	
	SFLASH_CPUSS_PRIV_FLASH	
	SFLASH_CPUSS_PRIV_ROM_SROM	
	SFLASH_HIB_KEY_DELAY	
	SFLASH_DPSLP_KEY_DELAY	
	SFLASH_SWD_CONFIG	
	SFLASH_SWD_LISTEN	
	SFLASH_FLASH_START	
	SFLASH_CSD_TRIM1_HVIDAC	
	SFLASH_CSD_TRIM2_HVIDAC	
11.1.223	SFLASH CSD TRIM1 CSD	520



	SFLASH_CSD_TRIM2_CSD	
11.1.225	SFLASH_SKIP_CHECKSUM	522
11.1.226	SFLASH_INITIAL_PWR_BG_TRIM1	523
11.1.227	SFLASH_INITIAL_PWR_BG_TRIM1_INV	524
11.1.228	SFLASH_INITIAL_PWR_BG_TRIM2	525
11.1.229	SFLASH INITIAL PWR BG TRIM2 INV	526
11.1.230	SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0	527
	SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV	
	SFLASH PROT VIRGINKEY0	
	SFLASH PROT VIRGINKEY1	
	SFLASH PROT VIRGINKEY2	
	SFLASH PROT VIRGINKEY3	
	SFLASH PROT VIRGINKEY4	
	SFLASH PROT VIRGINKEY5	
	SFLASH PROT VIRGINKEY6	
	SFLASH PROT VIRGINKEY7	
	SFLASH DIE LOTO	
	SFLASH DIE LOT1	
	SFLASH DIE LOT2	
	SFLASH DIE WAFER	
11.1.244	SFLASH DIE X	541
	SFLASH DIE Y	
	SFLASH DIE SORT	
11.1.247	SFLASH DIE MINOR	544
11.1.248	SFLASH_PE_TE_DATA0	545
11.1.249	SFLASH_PE_TE_DATA1	546
11.1.250	SFLASH_PE_TE_DATA2	547
11.1.251	SFLASH_PE_TE_DATA3	548
11.1.252	SFLASH_PE_TE_DATA4	549
11.1.253	SFLASH_PE_TE_DATA5	550
11.1.254	SFLASH_PE_TE_DATA6	551
11.1.255	SFLASH_PE_TE_DATA7	552
11.1.256	SFLASH_PE_TE_DATA8	
11.1.257		
	SFLASH_PE_TE_DATA10	
	SFLASH_PE_TE_DATA11	
	SFLASH_PE_TE_DATA12	
	SFLASH_PE_TE_DATA13	
	SFLASH_PE_TE_DATA14	
	SFLASH_PE_TE_DATA15	
	SFLASH_PE_TE_DATA16	
	SFLASH_PE_TE_DATA17	
	SFLASH_PE_TE_DATA18	
	SFLASH_PE_TE_DATA19	
	SFLASH_PE_TE_DATA20	
	SFLASH_PE_TE_DATA21	
	SFLASH_PE_TE_DATA22	
	SFLASH_PE_TE_DATA23	
	SFLASH_PE_TE_DATA24	
	SFLASH_PE_TE_DATA25	
	SFLASH_PE_TE_DATA26	
	SFLASH_PE_TE_DATA27	
	SFLASH_PE_TE_DATA28	
11.1.2/7	SFLASH PE TE DATA29	574



	SFLASH_PE_TE_DATA30	
11.1.279	SFLASH_PE_TE_DATA31	576
11.1.280	SFLASH_PP	577
11.1.281	SFLASH_E	578
11.1.282	SFLASH_P	579
11.1.283	SFLASH_EA_E	580
11.1.284	SFLASH_EA_P	581
11.1.285	SFLASH_ES_E	582
	SFLASH_ES_P_EO	
	SFLASH IMO TCTRIM LT0	
	SFLASH_IMO_TCTRIM_LT1	
	SFLASH_IMO_TCTRIM_LT2	
	SFLASH_IMO_TCTRIM_LT3	
	SFLASH_IMO_TCTRIM_LT4	
	SFLASH_IMO_TCTRIM_LT5	
	SFLASH_IMO_TCTRIM_LT6	
	SFLASH_IMO_TCTRIM_LT7	
	SFLASH_IMO_TCTRIM_LT8	
	SFLASH_IMO_TCTRIM_LT9	
	SFLASH_IMO_TCTRIM_LT10	
	SFLASH IMO TCTRIM LT11	
	SFLASH_IMO_TCTRIM_LT12	
	SFLASH IMO TCTRIM LT13	
	SFLASH IMO TCTRIM LT14	
	SFLASH IMO TCTRIM LT15	
	SFLASH_IMO_TCTRIM_LT16	
	SFLASH_IMO_TCTRIM_LT17	
	SFLASH_IMO_TCTRIM_LT18	
	SFLASH_IMO_TCTRIM_LT19	
	SFLASH_IMO_TCTRIM_LT20	
	SFLASH_IMO_TCTRIM_LT21	
	SFLASH_IMO_TCTRIM_LT22	
	SFLASH_IMO_TCTRIM_LT23	
	SFLASH_IMO_TCTRIM_LT24	
	SFLASH_IMO_TRIM_LT0	
	SFLASH_IMO_TRIM_LT1	
	SFLASH_IMO_TRIM_LT2	
	SFLASH_IMO_TRIM_LT3	
	SFLASH_IMO_TRIM_LT4	
	SFLASH IMO TRIM LT5	
	SFLASH_IMO_TRIM_LT7	
	SFLASH_IMO_TRIM_LT7	
	SFLASH_IMO_TRIM_LT8	
	SFLASH_IMO_TRIM_LT9	
	SFLASH_IMO_TRIM_LT10	
	SFLASH_IMO_TRIM_LT11	
	SFLASH_IMO_TRIM_LT12	
	SFLASH_IMO_TRIM_LT13	
	SFLASH_IMO_TRIM_LT14	
	SFLASH_IMO_TRIM_LT15	
	SFLASH_IMO_TRIM_LT16	
	SFLASH_IMO_TRIM_LT17	
	SFLASH_IMO_TRIM_LT18	
1113331	SELASH IMO TRIM LT19	628



	11.1.332	SFLASH_IMO_TRIM_LT20	629
		SFLASH IMO TRIM LT21	
		SFLASH_IMO_TRIM_LT22	
		SFLASH_IMO_TRIM_LT23	
		SFLASH_IMO_TRIM_LT24	
		SFLASH_CHECKSUM	
12. S	PCIF Regist	ers	635
	12.1 SP	PCIF Register Mapping Details	635
	12.1.1	SPCIF_GEOMETRY	
	12.1.2	SPCIF_INTR	
	12.1.3	SPCIF_INTR_SET	639
	12.1.4	SPCIF_INTR_MASK	640
	12.1.5	SPCIF_INTR_MASKED	641
13. S	RSSLT Regi	sters	642
	13.1 SR	RSSLT Register Mapping Details	642
	13.1.1	PWR_CONTROL	643
	13.1.2	PWR_KEY_DELAY	645
	13.1.3	PWR_DDFT_SELECT	646
	13.1.4	TST_MODE	649
	13.1.5	CLK_SELECT	651
	13.1.6	CLK_ILO_CONFIG	653
	13.1.7	CLK_IMO_CONFIG	
	13.1.8	CLK_DFT_SELECT	
	13.1.9	WDT_DISABLE_KEY	
	13.1.10	WDT_COUNTER	
	13.1.11	WDT_MATCH	
	13.1.12	SRSS_INTR	
	13.1.13	SRSS_INTR_SET	
	13.1.14	SRSS_INTR_MASK	
	13.1.15	RES_CAUSE	
	13.1.16	CLK_IMO_SELECT	
	13.1.17	CLK_IMO_TRIM1	
	13.1.18	CLK_IMO_TRIM2	
	13.1.19 13.1.20	PWR_PWRSYS_TRIM1CLK IMO TRIM3	
14 T	CPWM Regis	etore.	670
14. 1		PWM Register Mapping Details	
	14.1.1	TCPWM CTRL	
	14.1.2	TCPWM_CMD	
	14.1.3	TCPWM_INTR_CAUSE	
15. R	OM Table Re	egisters	674
• •		gister Details	
	15.1.1	ROMTABLE_ADDR	
	15.1.2	ROMTABLE_DID	
	15.1.3	ROMTABLE_PID4	
	15.1.4	ROMTABLE_PID5	
	15.1.5	ROMTABLE PID6	
	15.1.6	ROMTABLE_PID7	
	15.1.7	ROMTABLE PID0	



15.1.8 ROMTABLE_PID1	687
15.1.9 ROMTABLE_PID2	
15.1.9 ROMTABLE_PID2	685
15.1.8 ROMTABLE PID1	
	682

Register Mapping



The Register Mapping section discusses the registers of the PSoC 4 device. It lists all the registers in mapping tables, in address order.

Register General Conventions

The register conventions specific to this section and the Register Reference chapter are listed in this table.

Convention	Example	Description
'x' in a register name	ACBxxCR1	Multiple instances/address ranges of the same register
R	R:00	Read register or bit(s)
W	W:00	Write register or bit(s)
woc	WOC:0	Write one to clear
WZC	WZC:0	Write zero to clear
RC	RC:0	Read to clear
WC	WC:0	Write to clear
NA	NA:000	Reserved
U	R:U	Undefined
00	RW:00	Reset value is 0x00
XX	RW:XX	Register is not reset
Empty, grayed out table cell		Reserved bit or group of bits, unless otherwise stated. Write reserved bits to zero. Software cannot make any assumptions about return values.

1 CM0 Registers



This section discusses the CMO registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

1.1 CM0 Register Details

Register Name	Address
CM0_DWT_PID4	0xE0001FD0
CM0_DWT_PID0	0xE0001FE0
CM0_DWT_PID1	0xE0001FE4
CM0_DWT_PID2	0xE0001FE8
CM0_DWT_PID3	0xE0001FEC
CM0_DWT_CID0	0xE0001FF0
CM0_DWT_CID1	0xE0001FF4
CM0_DWT_CID2	0xE0001FF8
CM0_DWT_CID3	0xE0001FFC
CM0_BP_PID4	0xE0002FD0
CM0_BP_PID0	0xE0002FE0
CM0_BP_PID1	0xE0002FE4
CM0_BP_PID2	0xE0002FE8
CM0_BP_PID3	0xE0002FEC
CM0_BP_CID0	0xE0002FF0
CM0_BP_CID1	0xE0002FF4
CM0_BP_CID2	0xE0002FF8
CM0_BP_CID3	0xE0002FFC
CM0_SYST_CSR	0xE000E010
CM0_SYST_RVR	0xE000E014
CM0_SYST_CVR	0xE000E018
CM0_SYST_CALIB	0xE000E01C
CM0_ISER	0xE000E100
CM0_ICER	0xE000E180
CM0_ISPR	0xE000E200
CM0_ICPR	0xE000E280
CM0_IPR0	0xE000E400



CMO_IPR1 0xE000E404 CMO_IPR2 0xE000E408 CMO_IPR3 0xE000E40C CMO_IPR4 0xE000E410 CMO_IPR6 0xE000E414 CMO_IPR6 0xE000E418 CMO_IPR7 0xE000E000 CMO_CPUID 0xE000ED00 CMO_SCR 0xE000ED04 CMO_SCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SHPR2 0xE000ED10 CMO_SHPR3 0xE000ED20 CMO_SCS_PID3 0xE000ED20 CMO_SCS_PID4 0xE000EFE0 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID1 0xE000EFE0 CMO_SCS_PID2 0xE000EFE0 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_CID1 0xE000EFE0 CMO_SCS_CID2 0xE000EFE0 CMO_SCS_CID3 0xE000EFE0 CMO_SCS_CID3 0xE000FF000 CMO_SCS_CID3 <th>Register Name</th> <th>Address</th>	Register Name	Address
CMO_IPR3 0xE000E40C CMO_IPR4 0xE000E410 CMO_IPR6 0xE000E414 CMO_IPR7 0xE000E41C CMO_CPUID 0xE000ED00 CMO_CRR 0xE000ED04 CMO_AIRCR 0xE000ED04 CMO_AIRCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SCR 0xE000ED10 CMO_SHP2 0xE000ED14 CMO_SHP3 0xE000ED10 CMO_SHP3 0xE000ED10 CMO_SHP3 0xE000ED10 CMO_SHP3 0xE000ED00 CMO_SCS_PID4 0xE000ED00 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID1 0xE000EFE0 CMO_SCS_PID2 0xE000EFE0 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID3 0xE000EFF0 CMO_SCS_CID3 0xE00FF000 CMO_SCS_CID3 0xE00FF000 CMO_ROM_END 0xE00FF000 CMO_R	CM0_IPR1	0xE000E404
CMM_IPR4 0xE000E410 CMM_IPR5 0xE000E414 CMM_IPR6 0xE000E418 CMM_IPR7 0xE000E41C CMO_CPUID 0xE000ED00 CMO_CRR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED1C CMO_SHPR3 0xE000ED20 CMO_SHPR3 0xE000ED20 CMO_SHPR3 0xE000EP00 CMO_SCS_PID4 0xE000EF00 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID6 0xE000EFE0 CMO_SCS_PID1 0xE000EFE8 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID2 0xE000EFF8 CMO_SCS_CID3 0xE000EFF0 CMO_SCS_CID3 0xE000FF00 CMO_ROM_SCS 0xE00FF000 CMO_ROM_END 0xE00FF000 CMO_ROM_END 0xE00FF000 CMO_ROM_CSMT 0xE00FFF00	CM0_IPR2	0xE000E408
CMO_IPR6 0xE000E414 CMO_IPR6 0xE000E418 CMO_IPR7 0xE000E41C CMO_CPUID 0xE000ED00 CMO_ICSR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED20 CMO_SHPR3 0xE000ED20 CMO_SHCSR 0xE000ED24 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID4 0xE000EFE0 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID6 0xE000EFE0 CMO_SCS_PID7 0xE000EFE0 CMO_SCS_PID8 0xE000EFE0 CMO_SCS_PID9 0xE000EFE0 CMO_SCS_PID8 0xE000EFE0 CMO_SCS_PID8 0xE000EFE0 CMO_SCS_PID8 0xE000EFE0 CMO_SCS_CID9 0xE000EFE0 CMO_SCS_CID9 0xE000EFF0 CMO_SCS_CID9 0xE000EFF4 CMO_SCS_CID8 0xE00FF00 CMO_SCS_CID9 0xE00FF00 CMO_SCS_CID9 0xE00FF00	CM0_IPR3	0xE000E40C
CMO_IPR6 0xE000E418 CMO_IPR7 0xE000E41C CMO_CPUID 0xE000ED00 CMO_ICSR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED10 CMO_SHPR2 0xE000ED1C CMO_SHPR3 0xE000ED20 CMO_SHCSR 0xE000EPD2 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID0 0xE000EFE0 CMO_SCS_PID1 0xE000EFE0 CMO_SCS_PID2 0xE000EFE2 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_CID1 0xE000EFE0 CMO_SCS_CID2 0xE000EFE0 CMO_SCS_CID3 0xE000EFE0 CMO_SCS_CID3 0xE000EFE0 CMO_SCS_CID3 0xE000EFE0 CMO_ROM_SCS 0xE00FF00 CMO_ROM_BPU 0xE00FF00 CMO_ROM_END 0xE00FF00 CMO_ROM_CSMT 0xE00FFE0 CMO_ROM_PID4 0xE00FFFE0	CM0_IPR4	0xE000E410
CMO_IPR7 0xE000E41C CMO_CPUID 0xE000ED00 CMO_ICSR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED20 CMO_SHPR3 0xE000ED20 CMO_SHCSR 0xE000ED0 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID1 0xE000EFE4 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFE0 CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID2 0xE000EFF0 CMO_SCS_CID3 0xE000EFF0 CMO_SCS_CID3 0xE000EFF0 CMO_ROM_SCS 0xE00FF000 CMO_ROM_BPU 0xE00FF000 CMO_ROM_BPU 0xE00FF000 CMO_ROM_CSMT 0xE00FFF00 CMO_ROM_PID4 0xE00FFF00 CMO_ROM_PID4 0xE00FFFE0 CMO_ROM_PID1 0xE00FFFE0 CMO_ROM_PID2 0xE00FFFE0	CM0_IPR5	0xE000E414
CMO_CPUID 0xE000ED00 CMO_ICSR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED1C CMO_SHPR3 0xE000ED20 CMO_SHCSR 0xE000ED0 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID5 0xE000EFE0 CMO_SCS_PID1 0xE000EFE4 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFEC CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID2 0xE000EFF4 CMO_SCS_CID3 0xE000EFF8 CMO_SCS_CID3 0xE00FF00 CMO_ROM_SCS 0xE00FF00 CMO_ROM_BOU 0xE00FF00 CMO_ROM_BPU 0xE00FF00 CMO_ROM_END 0xE00FF00 CMO_ROM_END 0xE00FF00 CMO_ROM_CSMT 0xE00FFF00 CMO_ROM_CSMT 0xE00FFF00 CMO_ROM_PID4 0xE00FFF60 CMO_ROM_PID1 0xE00FFF60 CMO_ROM_PID2 0xE00FFF60 <t< td=""><td>CM0_IPR6</td><td>0xE000E418</td></t<>	CM0_IPR6	0xE000E418
CMO_ICSR 0xE000ED04 CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED1C CMO_SHPR3 0xE000ED20 CMO_SHPGS 0xE000ED24 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID6 0xE000EFE0 CMO_SCS_PID1 0xE000EFE0 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFEC CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF0 CMO_SCS_CID2 0xE000EFF8 CMO_SCS_CID3 0xE000EFF8 CMO_SCS_CID3 0xE00FF00 CMO_ROM_SCS 0xE00FF00 CMO_ROM_BCS 0xE00FF00 CMO_ROM_BPU 0xE00FF00 CMO_ROM_BPU 0xE00FF00 CMO_ROM_END 0xE00FFC CMO_ROM_CSMT 0xE00FFFD CMO_ROM_CSMT 0xE00FFFE0 CMO_ROM_PID4 0xE00FFFE0 CMO_ROM_PID3 0xE00FFFE6 CMO_ROM_PID3 0xE00FFFFE	CM0_IPR7	0xE000E41C
CMO_AIRCR 0xE000ED0C CMO_SCR 0xE000ED10 CMO_CCR 0xE000ED14 CMO_SHPR2 0xE000ED1C CMO_SHPR3 0xE000ED20 CMO_SHCSR 0xE000ED4 CMO_SCS_PID4 0xE000EFD0 CMO_SCS_PID0 0xE000EFE0 CMO_SCS_PID1 0xE000EFE4 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFEC CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF4 CMO_SCS_CID2 0xE000EFF8 CMO_SCS_CID3 0xE000EFFC CMO_ROM_SCS 0xE00FF000 CMO_ROM_BCS 0xE00FF004 CMO_ROM_BPU 0xE00FF008 CMO_ROM_END 0xE00FF00C CMO_ROM_END 0xE00FFF00 CMO_ROM_PID4 0xE00FFFE0 CMO_ROM_PID4 0xE00FFFE0 CMO_ROM_PID3 0xE00FFFE0 CMO_ROM_PID3 0xE00FFFFE CMO_ROM_CID0 0xE00FFFFE CMO_ROM_CID1 0xE00FFFFE	CM0_CPUID	0xE000ED00
CMO_SCR 0xE000ED10 CM0_CCR 0xE000ED14 CM0_SHPR2 0xE000ED1C CM0_SHPR3 0xE000ED20 CM0_SHCSR 0xE000ED24 CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID6 0xE000EFE0 CM0_SCS_PID10 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_SCS 0xE00FF000 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFCC CM0_ROM_END 0xE00FFF00 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID5 0xE00FFFE6 CM0_ROM_PID3 0xE00FFFE6 CM0_ROM_CID0 0xE00FFFF6 CM0_ROM_CID1 0xE00FFFF6	CM0_ICSR	0xE000ED04
CM0_CCR 0xE000ED14 CM0_SHPR2 0xE000ED1C CM0_SHPR3 0xE000ED20 CM0_SHCSR 0xE000ED24 CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFE0 CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFF0 CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_END 0xE00FFCC CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID5 0xE00FFFE6 CM0_ROM_PID3 0xE00FFFE6 CM0_ROM_PID3 0xE00FFFF6 CM0_ROM_CID1 0xE00FFFF6 CM0_ROM_CID1 0xE00FFFF8	CM0_AIRCR	0xE000ED0C
CM0_SHPR3 0xE000ED1C CM0_SHPR3 0xE000ED20 CM0_SHCSR 0xE000ED24 CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_SCS 0xE00FF000 CM0_ROM_BPU 0xE00FF004 CM0_ROM_BPU 0xE00FF00C CM0_ROM_END 0xE00FFFCC CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID5 0xE00FFFE4 CM0_ROM_PID1 0xE00FFFE6 CM0_ROM_PID2 0xE00FFFE6 CM0_ROM_CID0 0xE00FFFF6 CM0_ROM_CID1 0xE00FFFF6	CM0_SCR	0xE000ED10
CM0_SHPR3 0xE000ED20 CM0_SHCSR 0xE000ED24 CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFFC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF6 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_SCS 0xE00FF000 CM0_ROM_BPU 0xE00FF008 CM0_ROM_BPU 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE0 CM0_ROM_PID2 0xE00FFFE4 CM0_ROM_PID3 0xE00FFFE6 CM0_ROM_CID0 0xE00FFFF6 CM0_ROM_CID1 0xE00FFFF6 CM0_ROM_CID2 0xE00FFFF8	CM0_CCR	0xE000ED14
CM0_SHCSR 0xE000ED24 CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFF0 CM0_ROM_CID0 0xE00FFFF4 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_SHPR2	0xE000ED1C
CM0_SCS_PID4 0xE000EFD0 CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_BPU 0xE00FF00C CM0_ROM_END 0xE00FFFCC CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID5 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE8 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_SHPR3	0xE000ED20
CM0_SCS_PID0 0xE000EFE0 CM0_SCS_PID1 0xE000EFE4 CM0_SCS_PID2 0xE000EFE8 CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_END 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE0 CM0_ROM_PID2 0xE00FFFE0 CM0_ROM_PID3 0xE00FFFE0 CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF8	CM0_SHCSR	0xE000ED24
CMO_SCS_PID1 0xE000EFE4 CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFEC CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF4 CMO_SCS_CID2 0xE000EFF8 CMO_SCS_CID3 0xE000EFFC CMO_ROM_SCS 0xE00FF000 CMO_ROM_BCS 0xE00FF004 CMO_ROM_BPU 0xE00FF008 CMO_ROM_END 0xE00FF00C CMO_ROM_CSMT 0xE00FFCC CMO_ROM_PID4 0xE00FFFD0 CMO_ROM_PID0 0xE00FFFE0 CMO_ROM_PID1 0xE00FFFE0 CMO_ROM_PID2 0xE00FFFE8 CMO_ROM_PID3 0xE00FFFEC CMO_ROM_CID0 0xE00FFFF0 CMO_ROM_CID1 0xE00FFFF8	CM0_SCS_PID4	0xE000EFD0
CMO_SCS_PID2 0xE000EFE8 CMO_SCS_PID3 0xE000EFEC CMO_SCS_CID0 0xE000EFF0 CMO_SCS_CID1 0xE000EFF4 CMO_SCS_CID2 0xE000EFF8 CMO_SCS_CID3 0xE000EFFC CMO_ROM_SCS 0xE00FF000 CMO_ROM_DWT 0xE00FF004 CMO_ROM_BPU 0xE00FF008 CMO_ROM_END 0xE00FF00C CMO_ROM_CSMT 0xE00FFFCC CMO_ROM_PID4 0xE00FFFD0 CMO_ROM_PID4 0xE00FFFE0 CMO_ROM_PID0 0xE00FFFE4 CMO_ROM_PID1 0xE00FFFE8 CMO_ROM_PID3 0xE00FFFEC CMO_ROM_CID0 0xE00FFFF0 CMO_ROM_CID1 0xE00FFFF8	CM0_SCS_PID0	0xE000EFE0
CM0_SCS_PID3 0xE000EFEC CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFE0 CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID1 0xE00FFFF8	CM0_SCS_PID1	0xE000EFE4
CM0_SCS_CID0 0xE000EFF0 CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFFC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF8	CM0_SCS_PID2	0xE000EFE8
CM0_SCS_CID1 0xE000EFF4 CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFE0 CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID1 0xE00FFFF8	CM0_SCS_PID3	0xE000EFEC
CM0_SCS_CID2 0xE000EFF8 CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFE0 CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID1 0xE00FFFF8	CM0_SCS_CID0	0xE000EFF0
CM0_SCS_CID3 0xE000EFFC CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFFC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_SCS_CID1	0xE000EFF4
CM0_ROM_SCS 0xE00FF000 CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID4 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_SCS_CID2	0xE000EFF8
CM0_ROM_DWT 0xE00FF004 CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_SCS_CID3	0xE000EFFC
CM0_ROM_BPU 0xE00FF008 CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_SCS	0xE00FF000
CM0_ROM_END 0xE00FF00C CM0_ROM_CSMT 0xE00FFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_DWT	0xE00FF004
CM0_ROM_CSMT 0xE00FFFCC CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_BPU	0xE00FF008
CM0_ROM_PID4 0xE00FFFD0 CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_END	0xE00FF00C
CM0_ROM_PID0 0xE00FFFE0 CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_CSMT	0xE00FFFCC
CM0_ROM_PID1 0xE00FFFE4 CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_PID4	0xE00FFFD0
CM0_ROM_PID2 0xE00FFFE8 CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_PID0	0xE00FFFE0
CM0_ROM_PID3 0xE00FFFEC CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_PID1	0xE00FFFE4
CM0_ROM_CID0 0xE00FFFF0 CM0_ROM_CID1 0xE00FFFF4 CM0_ROM_CID2 0xE00FFFF8	CM0_ROM_PID2	0xE00FFFE8
CM0_ROM_CID1 0xE00FFF4 CM0_ROM_CID2 0xE00FFF8	CM0_ROM_PID3	0xE00FFFEC
CM0_ROM_CID2	CM0_ROM_CID0	0xE00FFFF0
	CM0_ROM_CID1	0xE00FFFF4
CM0_ROM_CID3 0xE00FFFFC	CM0_ROM_CID2	0xE00FFFF8
	CM0_ROM_CID3	0xE00FFFFC



1.1.1 **CM0_DWT_PID4**

Watchpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0001FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access				No	one				
Name				VALUE	[31:24]				

Bits Name Description

31:0 VALUE Peripheral ID #4
Default Value: 4



1.1.2 CM0_DWT_PID0

Watchpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0001FE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access				No	one				
Name				VALUE	[31:24]				

Bits Name Description

31:0 VALUE Peripheral ID #0
Default Value: 10



1.1.3 **CM0_DWT_PID1**

Watchpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0001FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access				No	one				
Name				VALUE	[31:24]				

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 176



1.1.4 **CM0_DWT_PID2**

Watchpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0001FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				·	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				·	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access				No	one				
Name				VALUE	[31:24]				

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.5 **CM0_DWT_PID3**

Watchpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0001FEC
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				·	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access			'	·	₹		'		
HW Access				No	one				
Name				VALUE	E [15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				·	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access	None								
Name				VALUE	[31:24]				

Bits	Name	Description
31:0	VALUE	Peripheral ID #3 Default Value: 0



1.1.6 **CM0_DWT_CID0**

Watchpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0001FF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	R								
HW Access				No	one				
Name				VALUE	[31:24]				

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.7 CM0_DWT_CID1

Watchpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0001FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access					₹		•			
HW Access				No	one					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access					₹					
HW Access				No	one					
Name				VALUE	E [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access					₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		R								
HW Access				No	one					
Name				VALUE	[31:24]					

BitsNameDescription31:0VALUEComponent ID #1

Default Value: 224



1.1.8 **CM0_DWT_CID2**

Watchpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0001FF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		R										
HW Access				No	one							
Name		VALUE [7:0]										
Bits	15	15 14 13 12 11 10 9 8										
SW Access		R										
HW Access		None										
Name		VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				F	₹							
HW Access				No	one							
Name				VALUE	[23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		R										
HW Access				No	one							
Name				VALUE	[31:24]							

BitsNameDescription31:0VALUEComponent ID #2
Default Value: 5



1.1.9 **CM0_DWT_CID3**

Watchpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0001FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		R										
HW Access				No	one							
Name		VALUE [7:0]										
Bits	15	15 14 13 12 11 10 9 8										
SW Access		R										
HW Access		None										
Name		VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				F	₹							
HW Access				No	one							
Name				VALUE	[23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		R										
HW Access				No	one							
Name				VALUE	[31:24]							

BitsNameDescription31:0VALUEComponent ID #3

Default Value: 177



1.1.10 CM0_BP_PID4

Breakpoint Unit CoreSight ROM Table Peripheral ID #4

Address: 0xE0002FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		R									
HW Access				No	one						
Name				VALUE	[31:24]						

Bits	Name	Description
31:0	VALUE	Peripheral ID #4 Default Value: 4



1.1.11 CM0_BP_PID0

Breakpoint Unit CoreSight ROM Table Peripheral ID #0

Address: 0xE0002FE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		R									
HW Access				No	one						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Peripheral ID #0
Default Value: 11



1.1.12 CM0_BP_PID1

Breakpoint Unit CoreSight ROM Table Peripheral ID #1

Address: 0xE0002FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[31:24]						

BitsNameDescription31:0VALUEPeripheral ID #1

Default Value: 176



1.1.13 CM0_BP_PID2

Breakpoint Unit CoreSight ROM Table Peripheral ID #2

Address: 0xE0002FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name				VALUE	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				·	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		R									
HW Access				No	one						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.14 CM0_BP_PID3

Breakpoint Unit CoreSight ROM Table Peripheral ID #3

Address: 0xE0002FEC Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[31:24]						

Bits	Name	Description
31:0	VALUE	Peripheral ID #3 Default Value: 0



1.1.15 CM0_BP_CID0

Breakpoint Unit CoreSight ROM Table Component ID #0

Address: 0xE0002FF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access				F	₹							
HW Access		None										
Name		VALUE [7:0]										
Bits	15	5 14 13 12 11 10 9 8										
SW Access		R										
HW Access		None										
Name				VALUE	[15:8]							
Bits	23	22	21	20	19	18	17	16				
SW Access				F	?							
HW Access				No	ne							
Name				VALUE	[23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access				F	₹							
HW Access				No	ne							
Name				VALUE	[31:24]							

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.16 CM0_BP_CID1

Breakpoint Unit CoreSight ROM Table Component ID #1

Address: 0xE0002FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name				VALUE	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		R									
HW Access				No	one						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Component ID #1
Default Value: 224



1.1.17 CM0_BP_CID2

Breakpoint Unit CoreSight ROM Table Component ID #2

Address: 0xE0002FF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				No	one						
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access		None									
Name		VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access					₹						
HW Access				No	one						
Name				VALUE	[31:24]						

BitsNameDescription31:0VALUEComponent ID #2
Default Value: 5



1.1.18 CM0_BP_CID3

Breakpoint Unit CoreSight ROM Table Component ID #3

Address: 0xE0002FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access	None							
Name	VALUE [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access	None							
Name	VALUE [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	R							
HW Access	None							
Name	VALUE [31:24]							

Bits Name Description

31:0 VALUE Component ID #3
Default Value: 177



1.1.19 **CM0_SYST_CSR**

SysTick Control & Status Address: 0xE000E010 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			None			RW	RW	RW		
HW Access			None			R	R	R		
Name			None [7:3]			CLK- SOURCE	TICKINT	ENABLE		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				None				R		
HW Access				None				RW		
Name				None [23:17]				COUNT- FLAG		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description

COUNTFLAG

16

Indicates whether the counter has counted to "0" since the last read of this register:

'0': counter has not counted to "0".

'1': counter has counted to "0".

COUNTFLAG is set to '1' by a count transition from "1" to "0".

COUNTFLAG is cleared to '0' by a read of this register, and by any write to the SYST_CVR reg-

ister.



1.1.19 CM0_SYST_CSR (continued)

TICKINT

2 CLKSOURCE Indicates the SysTick counter clock source:

'0': SysTick uses the low frequency clock "clk_lf". For this mode to function, "clk_lf" should be less than half the frequency of "clk_sys". Note that "clk_lf" is generated by a low accuracy ILO (Internal Low power Oscillator), with a target frequency of 32.768 kHz (frequency can be as low as 15 KHz and as high as 60 kHz).

'1': SysTick uses the system/processor clock "clk_sys".

In PSoC4A-BLE (and later products), SysTick counter functionality on the low frequency clock is provided. in SF, TSG6M products, this functionality is not provided. For these products, this field

should be set to '1', such that SysTick uses the system clock "clk_sys".

Default Value: 0

Indicates whether counting to "0" causes the status of the SysTick exception to change to pend-

ing:

'0': count to "0" does not affect the SysTick exception status.

'1': count to "0" changes the SysTick exception status to pending.

Changing the value of the counter to "0" by writing zero to the SYST_CVR register to "0" never

changes the status of the SysTick exception.

Default Value: 0

0 ENABLE Indicates the enabled status of the SysTick counter:

'0': counter is disabled.
'1': counter is operating.
Default Value: 0



1.1.20 CM0_SYST_RVR

SysTick Reload Value Address: 0xE000E014 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	R									
Name		RELOAD [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	R									
Name	RELOAD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				R	W					
HW Access				F	र					
Name				RELOAI	0 [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31:241					

Bits	Name	Description

23:0 RELOAD The value to load into the SYST_CVR register when the counter reaches 0.



1.1.21 CM0_SYST_CVR

SysTick Current Value Address: 0xE000E018 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access	R									
Name		CURRENT [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	R									
Name		CURRENT [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R	W					
HW Access				F	२					
Name				CURREN	IT [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

23:0 CURRENT Current counter value.

This is the value of the counter at the time it is sampled.



1.1.22 CM0_SYST_CALIB

SysTick Calibration Value
Address: 0xE000E01C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R								
HW Access		RW								
Name		TENMS [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		R								
HW Access		RW								
Name		TENMS [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				·	₹					
HW Access				R	W					
Name				TENMS	S [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	R	R			N	one				
HW Access	None	RW			N	one				
Name	NOREF	SKEW			None	[29:24]				

Bits	Name	Description
31	NOREF	Indicates whether a implementation defined reference clock is provided: '0': the reference clock is provided. '1': the reference clock is not provided. When this bit is '1', the SYST_CSR.CLKSOURCEis forced to '1' and cannot be cleared to '0'.
		In PSoC4A-BLE (and later products), SysTick counter functionality on the low frequency clock is provided and this field is '0'. In earlier products, SysTick counter functionality on the low frequency clock is NOT provided and this field is '1'. Default Value: 0
30	SKEW	Indicates whether the 10ms calibration value is exact: '0': 10ms calibration value is exact. '1': 10ms calibration value is inexact, because of the clock frequency.
		In PSoC4A-BLE (and later products), SysTick counter functionality on the low frequency clock is provided and this field is '1' (due to the low accuracy ILO). In earlier products, SysTick counter functionality on the low frequency clock is NOT provided and this field is '0'.



1.1.22 CM0_SYST_CALIB (continued)

23:0 TENMS

Optionally, holds a reload value to be used for 10ms (100Hz) timing, subject to system clock skew errors. If this field is "0", the calibration value is not known.

In PSoC4A-BLE (and later products), SysTick counter functionality on the low frequency clock is provided and this field is 0x00:00147. In earlier products, SysTick counter functionality on the low frequency clock is NOT provided and this field is 0x00:0000. Default Value: X



1.1.23 CM0_ISER

Interrupt Set-Enable Register

Address: 0xE000E100 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW1S									
HW Access		R								
Name		SETENA [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	RW1S									
HW Access	R									
Name		SETENA [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				RW	/1S					
HW Access				F	२					
Name				SETENA	A [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				RW	/1S					
HW Access				F	₹					
Name				SETENA	A [31:24]					

Bits Name Description

31:0 SETENA Enables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same

numbered interrupt.



1.1.24 CM0_ICER

Interrupt Clear Enable Register

Address: 0xE000E180 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW1C								
HW Access		R								
Name		CLRENA [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	RW1C									
HW Access		R								
Name				CLREN	A [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				RW	/1C					
HW Access				F	२					
Name				CLREN	A [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				RW	/1C					
HW Access	R									
Name				CLREN	A [31:24]					

Bits Name Description

31:0 CLRENA Disables, or reads the enabled state of one or more interrupts. Each bit corresponds to the same

numbered interrupt.



1.1.25 CM0_ISPR

Interrupt Set-Pending Register

Address: 0xE000E200 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW1S									
HW Access	R									
Name		SETPEND [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW1S								
HW Access	R									
Name				SETPEN	ND [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				RW	/1S					
HW Access				F	₹					
Name				SETPEN	D [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				RW	/1S					
HW Access				F	२					
Name				SETPEN	D [31:24]					

Bits	Name	Description
31 : 0	SETPEND	Changes the state of one or more interrupts to pending. Each bit corresponds to the same numbered interrupt.



1.1.26 CM0_ICPR

Interrupt Clear-Pending Register

Address: 0xE000E280 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW1C									
HW Access		R								
Name		CLRPEND [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW1C								
HW Access		R								
Name		CLRPEND [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				RW	/1C					
HW Access				F	२					
Name				CLRPEN	D [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				RW	/1C					
HW Access				F	२					
Name				CLRPEN	D [31:24]					

Bits Name Description

31:0 CLRPEND Changes the state of one or more interrupts to not pending. Each bit corresponds to the same

numbered interrupt.



1.1.27 CM0_IPR0

Interrupt Priority Registers
Address: 0xE000E400
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	DDI NO	3 [31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.28 CM0_IPR1

Interrupt Priority Registers
Address: 0xE000E404
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	DDI NO	3 [31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.29 CM0_IPR2

Interrupt Priority Registers
Address: 0xE000E408
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	DDI NO	3 [31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.30 CM0_IPR3

Interrupt Priority Registers
Address: 0xE000E40C
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			N	one			
HW Access	F	₹			N	one			
Name	PRI_N	0 [7:6]			Non	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				N	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	RI_N2 [23:22] None [21:16]							
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			N	one			
HW Access	F	२			N	one			
Name	PRI N3	[31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.31 CM0_IPR4

Interrupt Priority Registers
Address: 0xE000E410
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	DDI NO	3 [31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.32 CM0_IPR5

Interrupt Priority Registers
Address: 0xE000E414
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	F	₹			No	one			
Name	DDI NO	3 [31:30]			None	[29:24]			

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.33 CM0_IPR6

Interrupt Priority Registers
Address: 0xE000E418
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None					
HW Access	F	₹			No	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				No	one			
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R'	W	None						
HW Access	F	₹	None						
Name	PRI_N2	[23:22]	None [21:16]						
Bits	31	30	29	28	27	26	25	24	
SW Access	R'	W			No	one			
HW Access	R			None					
Name	PRI_N3 [31:30]		None [29:24]						

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.34 CM0_IPR7

Interrupt Priority Registers
Address: 0xE000E41C
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W		None					
HW Access	ı	₹			Ne	one			
Name	PRI_N	10 [7:6]			None	e [5:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	RW				N	one	'		
HW Access	R			None					
Name	PRI_N1 [15:14]		None [13:8]						
Bits	23	22	21	20	19	18	17	16	
SW Access	R	W	None						
HW Access	ı	₹	None						
Name	PRI_N2	2 [23:22]			None	[21:16]			
Bits	31	30	29	28	27	26	25	24	
SW Access	R	W	None						
HW Access	R			None					
Name	PRI_N3 [31:30]		None [29:24]						

Bits	Name	Description
31 : 30	PRI_N3	Priority of interrupt number N+3. Default Value: 0
23 : 22	PRI_N2	Priority of interrupt number N+2. Default Value: 0
15 : 14	PRI_N1	Priority of interrupt number N+1. Default Value: 0
7:6	PRI_N0	Priority of interrupt number N. Default Value: 0



1.1.35 CM0_CPUID

CPUID Register

Address: 0xE000ED00 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		ſ	₹	R				
HW Access		No	one		None			
Name		PARTN	IO [7:4]			REVISI	ON [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		None						
Name		PARTNO [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		ſ	₹			· 	₹	
HW Access		No	one			No	one	
Name		VARIAN	T [23:20]		CONSTANT [19:16]			
Bits	31	30	29	28	27	26	25	24
SW Access					₹			
HW Access				No	one			
Name				IMPLEMEN	TER [31:24]			

Bits	Name	Description
31 : 24	IMPLEMENTER	Implementer code for ARM. Default Value: 65
23 : 20	VARIANT	Implementation defined. In ARM implementations this is the major revision number n in the rn part of the rnpn revision status, Product revision status on page xii. Default Value: 0
19 : 16	CONSTANT	Indicates the architecture, ARMv6-M Default Value: 12
15 : 4	PARTNO	Indicates part number, Cortex-M0 Default Value: 3104
3:0	REVISION	Indicates revision. In ARM implementations this is the minor revision number n in the pn part of the rnpn revision status, see Product revision status on page xii. For release r0p0. Default Value: 0



1.1.36 CM0_ICSR

Interrupt Control State Register

Address: 0xE000ED04
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	ii .	R						
HW Access	ii .			R	W			
Name		VECTACTIVE [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		F	2			None		R
HW Access	ii .	R	W			None		RW
Name		VECTPEND	DING [15:12]	None [11:9]				VECTAC- TIVE
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	None			R		
HW Access	RW	RW	None			RW		
Name	ISRPRE- EMPT	ISRPEND- ING	None		VEC	TPENDING [2	0:16]	
Bits	31	30	29	28	27	26	25	24
SW Access	RW1S	No	ne	RW1S	RW1C	RW1S	RW1C	None
HW Access	RW	No	ne	RW	R	RW	R	None
Name	NMIPEND- SET	None	[30:29]	PENDSV- SET	PENDSV- CLR	PENDST- SETb	PENDST- CLR	None

Bits	Name	Description
31	NMIPENDSET	Activates an NMI exception or reads back the current state. Because NMI is the highest priority exception, it activates as soon as it is registered. Default Value: 0
28	PENDSVSET	Sets a pending PendSV interrupt or reads back the current state. Use this normally to request a context switch. Writing PENDSVSET and PENDSVCLR to '1' concurrently is UNPREDICT-ABLE. Default Value: 0
27	PENDSVCLR	Clears a pending PendSV interrupt. Default Value: 0
26	PENDSTSETb	Sets a pending SysTick or reads back the current state. Writing PENDSTSET and PENDSTCLR to '1' concurrently is UNPREDICTABLE. Default Value: 0
25	PENDSTCLR	Clears a pending SysTick, whether set here or by the timer hardware. Default Value: 0



1.1.36 CM0_ICSR (continued) 23 **ISRPREEMPT** Indicates whether a pending exception will be serviced on exit from debug halt state. Default Value: 0 22 **ISRPENDING** Indicates if an external configurable, NVIC generated, interrupt is pending. Default Value: 0 20:12 **VECTPENDING** The exception number for the highest priority pending exception. 0= No pending exceptions. The pending state includes the effect of memory-mapped enable and mask registers. It does not include the PRIMASK special-purpose register qualifier. Default Value: 0 8:0 **VECTACTIVE** The exception number for the current executing exception. 0= Thread mode. This is the same value as iPSR[8:0] Default Value: 0



1.1.37 CM0_AIRCR

Application Interrupt and Reset Control Register

Address: 0xE000ED0C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	1		None		RW1S	RW1C	None	
HW Access			None			R	R	None
Name			None [7:3] SYSRESE- VECTCL- TREQ RACTIVE					
Bits	15	14	13	12	11	10	9	8
SW Access	R				None	'		
HW Access	None		None					
Name	ENDIAN- NESS		None [14:8]					
Bits	23	22	21	20	19	18	17	16
SW Access				R	W	'		
HW Access				l	R			
Name				VECTKE	Y [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access			1	R	:W	1		
HW Access				l	R			
Name				VECTKE	Y [31:24]			

Bits	Name	Description
31 : 16	VECTKEY	Vector Key. The value 0x05FA must be written to this register, otherwise the register write is UN-PREDICTABLE. Readback value is UNKNOWN. Default Value: X
15	ENDIANNESS	Indicates the memory system data endianness: 0 little endian 1 big endian. See Endian support on page A3-44 for more information. Default Value: 0
2	SYSRESETREQ	System Reset Request. Writing 1 to this bit asserts a signal to request a reset by the external system. This will cause a full system reset of the CPU and all other components in the device. See Reset management on page B1-240 for more information. Default Value: 0
1	VECTCLRACTIVE	Clears all active state information for fixed and configurable exceptions. The effect of writing a 1 to this bit if the processor is not halted in Debug state is UNPREDICTABLE. Default Value: 0



1.1.38 CM0_SCR

System Control Register Address: 0xE000ED10 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None			RW	None	RW	RW	None			
HW Access		None		R	None	R	R	None			
Name	None [7:5]			SEVON- PEND	None	SLEEP- DEEP	SLEEPON- EXIT	None			
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name				None I	31:24]		None [31:24]				

Bits	Name	Description
4	SEVONPEND	Determines whether an interrupt transition from inactive state to pending state is a wakeup event: 0: transitions from inactive to pending are not wakeup events. 1: transitions from inactive to pending are wakeup events. See WFE on page A6-197 for more information. Default Value: 0
2	SLEEPDEEP	An implementation can use this bit to select DeepSleep/Hibernate power modes upon execution of WFI/WFE: 0: Select Sleep mode 1: Select DeepSleep/Hibernate (depends on PWR_CONTROL.HIBERNATE) Default Value: 0
1	SLEEPONEXIT	Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state: 0 do not enter sleep state. 1 enter sleep state. See Power management on page B1-240 for more information. Default Value: 0



1.1.39 CM0_CCR

Configuration and Control Register

Address: 0xE000ED14
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	ne		R		None	
HW Access		No	ne		None	None		
Name		None	e [7:4]		UNALIGN_ TRP		None [2:0]	
Bits	15	14	13	12	11	10	9	8
SW Access			R	None				
HW Access		None						
Name		None [15:10]						None
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		<u> </u>		No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
9	STKALIGN	1: On exception entry, the SP used prior to the exception is adjusted to be 8-byte aligned and the context to restore it is saved. The SP is restored on the associated exception return. Default Value: 1
3	UNALIGN_TRP	1: unaligned word and halfword accesses generate a HardFault exception. Default Value: 1



1.1.40 CM0_SHPR2

System Handler Priority Register 2

Address: 0xE000ED1C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None										
HW Access				No	one						
Name		None [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access			'	No	ne						
HW Access		None									
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access	R	W			N	one					
HW Access	F	₹			N	one					
Name	PRI 11	[31:30]			None	[29:24]					

Bits Name Description

31 : 30 PRI_11 Priority of system handler 11, SVCall



1.1.41 CM0_SHPR3

System Handler Priority Register 3

Address: 0xE000ED20 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None										
HW Access				No	ne						
Name		None [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne	'					
HW Access		None									
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access	R'	W			N	one					
HW Access	F	₹		None							
Name	PRI_14	[23:22]			None	[21:16]					
Bits	31	30	29	28	27	26	25	24			
SW Access	R'	W	None								
HW Access	F	₹	None								
Name	PRI_15	[31:30]			None	[29:24]					

Bits	Name	Description
31 : 30	PRI_15	Priority of system handler 15, SysTick Default Value: 0
23 : 22	PRI_14	Priority of system handler 14, PendSV Default Value: 0



1.1.42 CM0_SHCSR

System Handler Control and State Register

Address: 0xE000ED24
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None										
HW Access				No	ne						
Name				None	[7:0]						
Bits	15	14	14 13 12 11 10 9 8								
SW Access	RW	None									
HW Access	RW		None								
Name	SVCALL- PENDED	None [14:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[31:24]						

15 SVCALLPENDED

0 SVCall is not pending.

1 SVCall is pending.

This bit reflects the pending state on a read, and updates the pending state, to the value written, on a write. (Pending state bits are set to 1 when an exception occurs, and are cleared to 0 when an exception becomes active.)



1.1.43 CM0_SCS_PID4

System Control Space ROM Table Peripheral ID #4

Address: 0xE000EFD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access			'	·	₹		'			
HW Access				No	one					
Name				VALUE	E [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits	Name	Description
31:0	VALUE	Peripheral ID #4 Default Value: 4



1.1.44 CM0_SCS_PID0

System Control Space ROM Table Peripheral ID #0

Address: 0xE000EFE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access				No	one					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				F	₹					
HW Access				No	one					
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #0 Default Value: 8



1.1.45 CM0_SCS_PID1

System Control Space ROM Table Peripheral ID #1

Address: 0xE000EFE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access				No	one					
Name				VALU	E [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				F	₹					
HW Access				No	one					
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				·	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 176



1.1.46 CM0_SCS_PID2

System Control Space ROM Table Peripheral ID #2

Address: 0xE000EFE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access				F	₹					
HW Access				No	one					
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				·	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.47 CM0_SCS_PID3

System Control Space ROM Table Peripheral ID #3

Address: 0xE000EFEC
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access	None										
Name	VALUE [7:0]										
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access	None										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	?						
HW Access				No	ne						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	ne						
Name				VALUE	[31:24]						

Bits	Name	Description
31:0	VALUE	Peripheral ID #3 Default Value: 0



1.1.48 CM0_SCS_CID0

System Control Space ROM Table Component ID #0

Address: 0xE000EFF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access	None										
Name	VALUE [7:0]										
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access	None										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[31:24]						

Bits Name Description

31:0 VALUE Component ID #0 Default Value: 13



1.1.49 CM0_SCS_CID1

System Control Space ROM Table Component ID #1

Address: 0xE000EFF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access					₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access					₹					
HW Access				No	one					
Name				VALUE	[31:24]					

BitsNameDescription31:0VALUEComponent ID #1



1.1.50 CM0_SCS_CID2

System Control Space ROM Table Component ID #2

Address: 0xE000EFF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				F	₹						
HW Access	None										
Name		VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		R									
HW Access	None										
Name	VALUE [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				F	₹						
HW Access				No	one						
Name				VALUE	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				·	₹						
HW Access				No	one						
Name				VALUE	[31:24]						

Bits Name Description
31:0 VALUE Component ID #2
Default Value: 5



1.1.51 CM0_SCS_CID3

System Control Space ROM Table Component ID #3

Address: 0xE000EFFC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R									
HW Access	None									
Name	VALUE [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	R									
HW Access	None									
Name	VALUE [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				F	₹					
HW Access				No	one					
Name				VALUE	[31:24]					

BitsNameDescription31:0VALUEComponent ID #3



1.1.52 CM0_ROM_SCS

CM0 CoreSight ROM Table Peripheral #0

Address: 0xE00FF000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				·	₹			
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9 8						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	23 22 21 20 19 18 17 16						
SW Access				·	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						24
SW Access		R						
HW Access		None						
Name			VALUE [31:24]					

Bits Name Description

31:0 VALUE Offset to SCS ROM Table



1.1.53 **CM0_ROM_DWT**

CM0 CoreSight ROM Table Peripheral #1

Address: 0xE00FF004 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R							
HW Access				No	ne				
Name				VALUI	≣ [7:0]				
Bits	15	15 14 13 12 11 10 9 8							
SW Access		R							
HW Access		None							
Name		VALUE [15:8]							
Bits	23	23 22 21 20 19 18 17 16							
SW Access				F	₹				
HW Access				No	ne				
Name				VALUE	[23:16]				
Bits	31	31 30 29 28 27 26 25 24							
SW Access		R							
HW Access		None							
Name		VALUE [31:24]							

Bits Name Description

31 : 0 VALUE Offset to DWT ROM Table



1.1.54 CM0_ROM_BPU

CM0 CoreSight ROM Table Peripheral #2

Address: 0xE00FF008 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R							
HW Access				No	ne				
Name				VALUI	≣ [7:0]				
Bits	15	15 14 13 12 11 10 9 8							
SW Access		R							
HW Access		None							
Name		VALUE [15:8]							
Bits	23	23 22 21 20 19 18 17 16							
SW Access				F	₹				
HW Access				No	ne				
Name				VALUE	[23:16]				
Bits	31	31 30 29 28 27 26 25 24							
SW Access		R							
HW Access		None							
Name		VALUE [31:24]							

Bits Name Description

31:0 VALUE Offset to BPU ROM Table



1.1.55 CM0_ROM_END

CM0 CoreSight ROM Table End Marker

Address: 0xE00FF00C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				·	₹			
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9 8						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	23 22 21 20 19 18 17 16						
SW Access				·	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						24
SW Access		R						
HW Access		None						
Name			VALUE [31:24]					

Bits Name Description

31 : 0 VALUE End marker in peripheral list



1.1.56 CM0_ROM_CSMT

CM0 CoreSight ROM Table Memory Type

Address: 0xE00FFFCC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				·	₹			
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9 8						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	23 22 21 20 19 18 17 16						
SW Access				·	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						24
SW Access		R						
HW Access		None						
Name			VALUE [31:24]					

Bits Name Description

31:0 VALUE Memory Type Default Value: 1



1.1.57 CM0_ROM_PID4

CM0 CoreSight ROM Table Peripheral ID #4

Address: 0xE00FFFD0 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	15 14 13 12 11 10 9 8							
SW Access				F	2				
HW Access		None							
Name		VALUE [15:8]							
Bits	23	23 22 21 20 19 18 17 16							
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	31 30 29 28 27 26 25 24						24	
SW Access		R							
HW Access		None							
Name		VALUE [31:24]							

Bits	Name	Description
31:0	VALUE	Peripheral ID #4 Default Value: 4



1.1.58 CM0_ROM_PID0

CM0 CoreSight ROM Table Peripheral ID #0

Address: 0xE00FFFE0
Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access				F	₹				
HW Access				No	one				
Name				VALU	E [7:0]				
Bits	15	15 14 13 12 11 10 9 8							
SW Access				F	2				
HW Access		None							
Name		VALUE [15:8]							
Bits	23	23 22 21 20 19 18 17 16							
SW Access				F	₹				
HW Access				No	one				
Name				VALUE	[23:16]				
Bits	31	31 30 29 28 27 26 25 24						24	
SW Access		R							
HW Access		None							
Name		VALUE [31:24]							

Bits Name Description

31:0 VALUE Peripheral ID #0
Default Value: 113



1.1.59 CM0_ROM_PID1

CM0 CoreSight ROM Table Peripheral ID #1

Address: 0xE00FFFE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	23 22 21 20 19 18 17 16						
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		R						
HW Access		None						
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Peripheral ID #1
Default Value: 180



1.1.60 CM0_ROM_PID2

CM0 CoreSight ROM Table Peripheral ID #2

Address: 0xE00FFFE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	23 22 21 20 19 18 17 16						
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		R						
HW Access		None						
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE Peripheral ID #2
Default Value: 11



1.1.61 CM0_ROM_PID3

CM0 CoreSight ROM Table Peripheral ID #3

Address: 0xE00FFFEC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	15 14 13 12 11 10 9 8						
SW Access		R						
HW Access		None						
Name		VALUE [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				-	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	31 30 29 28 27 26 25 24						24
SW Access		R						
HW Access		None						
Name				VALUE	[31:24]			

Bits	Name	Description
31:0	VALUE	Peripheral ID #3 Default Value: 0



1.1.62 CM0_ROM_CID0

CM0 CoreSight ROM Table Component ID #0

Address: 0xE00FFFF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				·	₹			
HW Access				No	one			
Name				VALUE	[31:24]			

Bits Name Description
31:0 VALUE Component ID #0
Default Value: 13



1.1.63 CM0_ROM_CID1

CM0 CoreSight ROM Table Component ID #1

Address: 0xE00FFFF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				·	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[31:24]			

BitsNameDescription31:0VALUEComponent ID #1



1.1.64 CM0_ROM_CID2

CM0 CoreSight ROM Table Component ID #2

Address: 0xE00FFFF8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	₹			
HW Access		None						
Name				VALUE	[31:24]			

BitsNameDescription31:0VALUEComponent ID #2
Default Value: 5



1.1.65 CM0_ROM_CID3

CM0 CoreSight ROM Table Component ID #3

Address: 0xE00FFFC
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				No	one			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access	None							
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				No	one			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	₹			
HW Access		None						
Name				VALUE	[31:24]			

 Bits
 Name
 Description

 31:0
 VALUE
 Component ID #3

2 CNT Registers



This section discusses the CNT registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

2.1 CNT Register Mapping Details

Register Name	Address
TCPWM_CNT_CTRL	0x40050100
TCPWM_CNT_STATUS	0x40050104
TCPWM_CNT_COUNTER	0x40050108
TCPWM_CNT_CC	0x4005010C
TCPWM_CNT_CC_BUFF	0x40050110
TCPWM_CNT_PERIOD	0x40050114
TCPWM_CNT_PERIOD_BUFF	0x40050118
TCPWM_CNT_TR_CTRL0	0x40050120
TCPWM_CNT_TR_CTRL1	0x40050124
TCPWM_CNT_TR_CTRL2	0x40050128
TCPWM_CNT_INTR	0x40050130
TCPWM_CNT_INTR_SET	0x40050134
TCPWM_CNT_INTR_MASK	0x40050138
TCPWM_CNT_INTR_MASKED	0x4005013C



2.1.1 TCPWM_CNT_CTRL

Counter control register Address: 0x40050100 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one		RW	RW	RW	RW	
HW Access		No	one		R	R	R	R	
Name	None [7:4]				PWM_STO P_ON_KILL	PWM_SYN C_KILL	AUTO_REL OAD_PERI OD	AUTO_REL OAD_CC	
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access	R								
Name	GENERIC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access	No	ne	R	W	None	RW	RW		
HW Access	No	ne	F	२	None	R	F	२	
Name	None	23:22]		JADRATURE_MODE [21:20] None		ONE_SHOT	UP_DOWN_I	MODE [17:16]	
Bits	31	30	29	28	27	26	25	24	
SW Access			None				RW		
HW Access			None				R		
Name		None [31:27]				MODE [26:24]			

Bits Name Description

26 : 24 MODE Counter mode.
Default Value: 0

0x0: TIMER: Timer mode 0x2: CAPTURE:

0x2: CAPTURE: Capture mode 0x3: QUAD:

Quadrature encoding mode

0x4: PWM:

Pulse width modulation (PWM) mode

0x5: PWM_DT:

PWM with deadtime insertion mode

0x6: PWM_PR:

Pseudo random pulse width modulation



2.1.1 TCPWM_CNT_CTRL (continued)

21:20 QUADRATURE_MODE

In QUAD mode selects quadrature encoding mode (X1/X2/X4).

In PWM, PWM_DT and PWM_PR modes, these two bits can be used to invert "dt_line_out" and

"dt_line_compl_out". Inversion is the last step in generation of "dt_line_out" and

"dt_line_compl_out"; i.e. a disabled output line "dt_line_out" has the value

QUADRATURE_MODE[0] and a disabled output line "dt_line_compl_out" has the value

QUADRATURE_MODE[1].

Default Value: 0

0x0: X1:

X1 encoding (QUAD mode)

0x1: X2:

X2 encoding (QUAD mode)

0x1: INV_OUT:

When bit 0 is '1', QUADRATURE_MODE[0] inverts "dt_line_out" (PWM/PWM_DT modes)

0x2: X4

X4 encoding (QUAD mode)

0x2: INV_COMPL_OUT:

When bit 1 is '1', QUADRATURE_MODE[1] inverts "dt_line_compl_out" (PWM/PWM_DT

modes)

18 ONE_SHOT

When '0', counter runs continuous. When '1', counter is turned off by hardware when a terminal

count event is generated.

Default Value: 0

17:16 UP_DOWN_MODE

Determines counter direction.

Default Value: 0

0x0: COUNT_UP:

Count up (to PERIOD). An overflow event is generated when the counter reaches PERIOD. A terminal count event is generated when the counter reaches PERIOD.

0x1: COUNT DOWN:

Count down (to "0"). An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x2: COUNT_UPDN1:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0".

0x3: COUNT_UPDN2:

Count up (to PERIOD), then count down (to "0"). An overflow event is generated when the counter reaches PERIOD. An underflow event is generated when the counter reaches "0". A terminal count event is generated when the counter reaches "0" AND when the counter reaches PERIOD (this counter direction can be used for PWM functionality with asymmetrical updates).

15:8 GENERIC

Generic 8-bit control field. In PWM_DT mode, this field is used to determine the dead time: amount of dead time cycles in the counter clock domain. In all other modes, the lower 3 bits of this field determine pre-scaling of the selected counter clock.

Default Value: 0

0x0: DIVBY1:

Divide by 1 (other-than-PWM_DT mode)

0x1: DIVBY2:

Divide by 2 (other-than-PWM_DT mode)

0x2: DIVBY4:

Divide by 4 (other-than-PWM_DT mode)



2.1.1 TCPWM_CNT_CTRL (continued)

0x3: DIVBY8:

Divide by 8 (other-than-PWM_DT mode)

0x4: DIVBY16:

Divide by 16 (other-than-PWM_DT mode)

0x5: DIVBY32:

Divide by 32 (other-than-PWM_DT mode)

0x6: DIVBY64:

Divide by 64 (other-than-PWM_DT mode)

0x7: DIVBY128:

Divide by 128 (other-than-PWM_DT mode)

3 PWM_STOP_ON_KILL Specifies whether the counter stops on a kill events:

'0': kill event does NOT stop counter.

'1': kill event stops counter.

This field has a function in PWM, PWM_DT and PWM_PR modes only.

Default Value: 0

2 PWM_SYNC_KILL Specifies asynchronous/synchronous kill behavior:

'1': synchronous kill mode: the kill event disables the "dt_line_out" and "dt_line_compl_out" signals till the next terminal count event (synchronous kill). In synchronous kill mode, STOP_EDGE

should be RISING_EDGE.

 $\label{lem:complex} \begin{tabular}{ll} \beg$

This field has a function in PWM and PWM_DT modes only. This field is only used when

 ${\sf PWM_STOP_ON_KILL} \ is \ '0'.$

Default Value: 0

1 AUTO_RELOAD_PERIOD Specifies switching of the PERIOD and buffered PERIOD values. This field has a function in

PWM, PWM_DT and PWM_PR modes.

'0': never switch.

'1': switch on a terminal count event with and actively pending siwtch event.

Default Value: 0

O AUTO_RELOAD_CC Specifies switching of the CC and buffered CC values. This field has a function in TIMER, PWM,

PWM_DT and PWM_PR modes.

Timer mode: '0': never switch.

'1': switch on a compare match event. PWM, PWM_DT, PWM_PR modes:

'0: never switch.

'1': switch on a terminal count event with an actively pending switch event.



2.1.2 TCPWM_CNT_STATUS

Counter status register
Address: 0x40050104
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access				None				RW
Name		None [7:1]						DOWN
Bits	15	14	13	12	11	10	9	8
SW Access	il '	R						
HW Access		RW						
Name		GENERIC [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access	il '			No	one		'	'
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	R				None			
HW Access	RW				None			
Name	RUNNING				None [30:24]			

Bits	Name	Description
31	RUNNING	When '0', the counter is NOT running. When '1', the counter is running. Default Value: 0
15 : 8	GENERIC	Generic 8-bit counter field. In PWM_DT mode, this counter is used for dead time insertion. In all other modes, this counter is used for pre-scaling the selected counter clock. PWM_DT mode can NOT use prescaled clock functionality. Default Value: 0
0	DOWN	When '0', counter is counting up. When '1', counter is counting down. In QUAD mode, this field indicates the direction of the latest counter change: '0' when last incremented and '1' when last decremented. Default Value: 0



2.1.3 TCPWM_CNT_COUNTER

Counter count register Address: 0x40050108 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				R	W			
Name		COUNTER [7:0]						
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access	RW							
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
15 : 0	COUNTER	16-bit counter value. It is advised to not write to this field when the counter is running. Default Value: 0



2.1.4 TCPWM_CNT_CC

Counter compare/capture register

Address: 0x4005010C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access				R\	N				
Name		CC [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access	RW								
Name	CC [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name	None [31:24]								

Bits	Name	Description
15 : 0	CC	In CAPTURE mode, captures the counter value. In other modes, compared to counter value. Default Value: 65535



2.1.5 TCPWM_CNT_CC_BUFF

Counter buffered compare/capture register

Address: 0x40050110 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name	CC [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	CC [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

15:0 CC Additional buffer for counter CC register.



2.1.6 TCPWM_CNT_PERIOD

Counter period register Address: 0x40050114 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access				R	W					
Name		PERIOD [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	PERIOD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

15:0 PERIOD Period value: upper value of the counter. When the counter should count for n cycles, this field

should be set to n-1. Default Value: 65535



2.1.7 TCPWM_CNT_PERIOD_BUFF

Counter buffered period register

Address: 0x40050118 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	RW									
Name	PERIOD [7:0]									
Bits	15	14	13	12	11	10	9	8		
SW Access	RW									
HW Access	RW									
Name	PERIOD [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

15:0 PERIOD Additional buffer for counter PERIOD register.



2.1.8 TCPWM_CNT_TR_CTRL0

Counter trigger control register 0

Address: 0x40050120 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R	W		RW				
HW Access			R		R				
Name		COUNT_	_SEL [7:4]		CAPTURE_SEL [3:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		R	W		RW				
HW Access		R				R			
Name	STOP_SEL [15:12]					RELOAD_	SEL [11:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		No	one		RW				
HW Access		No	one		R				
Name		None	[23:20]			START_S	EL [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access			'	No	ne				
HW Access				No	ne				
Name				None [31:24]				

Dita.	Nama	Description
Bits	Name	Description
19 : 16	START_SEL	Selects one of the 16 input triggers as a start trigger. In QUAD mode, this is the second phase (phi B). Default Value: 0
15 : 12	STOP_SEL	Selects one of the 16 input triggers as a stop trigger. In PWM, PWM_DT and PWM_PR modes, this is the kill trigger. In these modes, the kill trigger is used to either temporarily block the PWM outputs (PWM_STOP_ON_KILL is '0') or stop the functionality (PWM_STOP_ON_KILL is '1'). For the PWM and PWM_DT modes, the blocking of the output signals can be asynchronous (STOP_EDGE should be NO_EDGE_DET) in which case the blocking is as long as the trigger is '1' or synchronous (STOP_EDGE should be RISING_EDGE) in which case it extends till the next terminal count event. Default Value: 0
11:8	RELOAD_SEL	Selects one of the 16 input triggers as a reload trigger. In QUAD mode, this is the index or revolution pulse. In this mode, it will update the counter with the value in the TCPWM_CNTn_PERIOD register. Default Value: 0
7:4	COUNT_SEL	Selects one of the 16 input triggers as a count trigger. In QUAD mode, this is the first phase (phi A). Default setting selects input trigger 1, which is always '1'. Default Value: 1



2.1.8 TCPWM_CNT_TR_CTRL0 (continued)

3:0 CAPTURE_SEL

Selects one of the 16 input triggers as a capture trigger. Input trigger 0 is always '0' and input trigger is always '1'. In the PWM, PWM_DT and PWM_PR modes this trigger is used to switch the values if the compare and period registers with their buffer counterparts.

Default Value: 0



2.1.9 TCPWM_CNT_TR_CTRL1

Counter trigger control register 1

Address: 0x40050124 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW		R	RW		RW		RW	
HW Access	F	?	R		F	₹	F	₹	
Name	STOP_EDGE [7:6]		RELOAD_	EDGE [5:4]	COUNT_E	DGE [3:2]	CAPTURE_	CAPTURE_EDGE [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None RW							
HW Access		None R							
Name	None [15:10] START_EDGE [9:8]							DGE [9:8]	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
9:8	START_EDGE	A start event will start the counter; i.e. the counter will become running. Starting does NOT enable the counter. A start event will not initialize the counter whereas the reload event does. Default Value: 3
		0x0: RISING_EDGE: Rising edge. Any rising edge generates an event.
		0x1: FALLING_EDGE: Falling edge. Any falling edge generates an event.
		0x2: BOTH_EDGES: Rising AND falling edge. Any odd amount of edges generates an event.
		0x3: NO_EDGE_DET: No edge detection, use trigger as is.
7:6	STOP_EDGE	A stop event, will stop the counter; i.e. it will no longer be running. Stopping will NOT disable the counter. Default Value: 3
		0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.



2.1.9 TCPWM_CNT_TR_CTRL1 (continued)

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

5:4 RELOAD_EDGE

A reload event will initialize the counter. When counting up, the counter is initialized to "0". When

counting down, the counter is initialized with PERIOD.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

3:2 COUNT_EDGE

A counter event will increase or decrease the counter by '1'.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING_EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.

1:0 CAPTURE_EDGE

A capture event will copy the counter value into the CC register.

Default Value: 3

0x0: RISING_EDGE:

Rising edge. Any rising edge generates an event.

0x1: FALLING EDGE:

Falling edge. Any falling edge generates an event.

0x2: BOTH_EDGES:

Rising AND falling edge. Any odd amount of edges generates an event.

0x3: NO_EDGE_DET:

No edge detection, use trigger as is.



2.1.10 TCPWM_CNT_TR_CTRL2

Counter trigger control register 2

Address: 0x40050128 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	No	None		RW		RW		W			
HW Access	No	one	R		F	२	R				
Name	None	e [7:6]		UNDERFLOW_MODE [5:4]		OVERFLOW_MODE [3:2]		_MODE [1:0]			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access		None									
Name				None	[31:24]						

Bits	Name	Description
5:4	UNDERFLOW_MODE	Determines the effect of a counter underflow event (COUNTER reaches "0") on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'
		0x1: CLEAR: Set to '0'
		0x2: INVERT: Invert
		0x3: NO_CHANGE: No Change
3:2	OVERFLOW_MODE	Determines the effect of a counter overflow event (COUNTER reaches PERIOD) on the "line_out" output signals. Default Value: 3
		0x0: SET: Set to '1'



2.1.10 TCPWM_CNT_TR_CTRL2 (continued)

0x1: CLEAR:

Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change

1:0 CC_MATCH_MODE

Determines the effect of a compare match event (COUNTER equals CC register) on the "line_out" output signals. Note that INVERT is especially useful for center aligned pulse width modulation.

To generate a duty cycle of 0%, the counter CC register should be set to "0". For a 100% duty cycle, the counter CC register should be set to larger than the counter PERIOD register.

Default Value: 3

0x0: SET: Set to '1'

0x1: CLEAR: Set to '0'

0x2: INVERT:

Invert

0x3: NO_CHANGE:

No Change



2.1.11 TCPWM_CNT_INTR

Interrupt request register.
Address: 0x40050130
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				RW1C	RW1C					
HW Access			No	one			RW1S	RW1S		
Name			None	e [7:2]			CC_MATCH	TC		
Bits	15	14	13	12	11	10	9	8		
SW Access	None									
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
1	CC_MATCH	Counter matches CC register event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0
0	TC	Terminal count event. Set to '1', when event is detected. Write with '1' to clear bit. Default Value: 0



2.1.12 TCPWM_CNT_INTR_SET

Interrupt set request register.

Address: 0x40050134 Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0			
SW Access			No	one			RW1S	RW1S			
HW Access			No	one			A	Α			
Name			None	e [7:2]			CC_MATCH	TC			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access		None									
Name				None	31:24]						

Bits	Name	Description
1	CC_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TC	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



2.1.13 TCPWM_CNT_INTR_MASK

Interrupt mask register.
Address: 0x40050138
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access		None						RW
HW Access			No	one			R	R
Name		None [7:2] CC						TC
Bits	15	15 14 13 12 11 10						8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TC	Mask bit for corresponding bit in interrupt request register. Default Value: 0



2.1.14 TCPWM_CNT_INTR_MASKED

Interrupt masked request register

Address: 0x4005013C Retention: Not Retained

Bits	7	6	5	4	3	2	1 1	0
SW Access			No	ne			R	R
HW Access			No	ne			W	W
Name	None [7:2] CC_MATCH						TC	
Bits	15	15 14 13 12 11 10						8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
1	CC_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
0	TC	Logical and of corresponding request and mask bits. Default Value: 0

3 CPUSS Registers



This section discusses the CPUSS registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

3.1 CPUSS Register Mapping Details

Register Name	Address
CPUSS_CONFIG	0x40100000
CPUSS_SYSREQ	0x40100004
CPUSS_SYSARG	0x40100008
CPUSS_FLASH_CTL	0x40100030
CPUSS_ROM_CTL	0x40100034



3.1.1 CPUSS_CONFIG

Configuration register Address: 0x40100000 Retention: Retained

Bits	7 6 5 4 3 2 1							
SW Access	None							RW
HW Access		None						
Name	None [7:1] VEC						VECT_IN_R AM	
Bits	15	15 14 13 12 11 10 9						
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	23 22 21 20 19 18 17 16						
SW Access	None							
HW Access				No	one			
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
DILS	Name	Description

0 VECT_IN_RAM

Note that vectors for RESET and FAULT are always fetched from ROM. Value in flash/RAM is ignored for these vectors.

^{0&#}x27;: Vector Table is located at 0x0000:0000 in flash

^{&#}x27;1': Vector Table is located at 0x2000:0000 in SRAM



3.1.2 CPUSS_SYSREQ

SYSCALL control register
Address: 0x40100004
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	ii .	RW								
HW Access	1			No	one					
Name				SYSCALL_CO	DMMAND [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access	1			R	W		'			
HW Access	ii .			No	one					
Name				SYSCALL_CC	MMAND [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access	ii .			No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access	RW	R	R	RW	RW		None			
HW Access	R	А	RW	А	R	None				
Name	SYSCALL_ REQ	HMASTER_ 0	ROM_ACC ESS_EN	PRIVI- LEGED	DIS_RESE T_VECT_R EL	None [26:24]				

Bits	Name	Description
31	SYSCALL_REQ	CPU/DAP writes a '1' to this field to request a SystemCall. The HMASTER_0 field indicates the source of the write access. Setting this field to '1' immediate results in a NMI. The SystemCall NMI interrupt handler sets this field to '0' after servicing the request. Default Value: 0
30	HMASTER_0	Indicates the source of the write access to the SYSREQ register. '0': CPU write access. '1': DAP write access. HW sets this field when the SYSREQ register is written to and SYSCALL_REQ is '0' (the last time it is set is when SW sets SYSCALL_REQ from '0' to '1'). Default Value: 0
29	ROM_ACCESS_EN	Indicates that executing from Boot ROM is enabled. HW sets this field to '1', on reset or when the SystemCall NMI vector is fetched from Boot ROM. HW sets this field to '0', when the CPU is NOT executing from either Boot or System ROM. This bit is used for debug purposes only. Default Value: 1



3.1.2 CPUSS_SYSREQ (continued)

28	PRIVILEGED	Indicates whether the system is in privileged ('1') or user mode ('0'). Only CPU SW executing from ROM can set this field to '1' when ROM_ACCESS_EN is '1' (the CPU is executing a SystemCall NMI interrupt handler). Any other write to this field sets is to '0'. This field is used as the AHB-Lite hprot[1] signal to implement Cypress proprietary user/privileged modes. These modes are used to enable/disable access to specific MMIO registers and memory regions. Default Value: 1
27	DIS_RESET_VECT_REL	Disable Reset Vector fetch relocation: '0': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are redirected to ROM. '1': CPU accesses to locations 0x0000:0000 - 0x0000:0007 are made to flash. Note that this field defaults to '0' on reset, ensuring actual reset vector fetches are always made to ROM. Note that this field does not affect DAP accesses. Flash DfT routines may set this bit to '1' to enable uninhibited read-back of programmed data in the first flash page. Default Value: 0
15 : 0	SYSCALL_COMMAND	Opcode of the system call being requested. Default Value: 0



3.1.3 CPUSS_SYSARG

SYSARG control register Address: 0x40100008 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access				No	ne					
Name				SYSCALL_	_ARG [7:0]					
Bits	15	15 14 13 12 11 10 9 8								
SW Access		RW								
HW Access				No	ne					
Name				SYSCALL_	ARG [15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				SYSCALL_/	ARG [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				R'	W					
HW Access				No	ne					
Name				SYSCALL_/	ARG [31:24]					

Bits Name Description

31:0 SYSCALL_ARG

Argument to System Call specified in SYSREQ. Semantics of argument depends on system call made. Typically a pointer to a parameter block.

Default Value: 0



3.1.4 CPUSS_FLASH_CTL

FLASH control register Address: 0x40100030 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None			RW	N	None		RW	
HW Access		None		R	N	one	R		
Name	None [7:5]			PREF_EN	Non	e [3:2]	FLASH_	FLASH_WS [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:9]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access	None								
Name	None [31:24]								

Bits	Name	Description
8	FLASH_INVALIDATE	1': Invalidates the content of the flash controller's buffers. Default Value: 0
4	PREF_EN	Prefetch enable: '0': disabled. This is a desirable seeting when FLASH_WS is "0" or when predictable execution behavior is required. '1': enabled. Default Value: 0
1:0	FLASH_WS	Amount of ROM wait states: "0": 0 wait states (fast flash: [0, 24] MHz system frequency, slow flash: [0, 16] MHz system frequency) "1": 1 wait state (fast flash: [24, 48] MHz system frequency, slow flash: [16, 32] MHz system frequency) "2": 2 wait states (slow flash: [32, 48] MHz system frequency) "3": undefined Default Value: 0



3.1.5 CPUSS_ROM_CTL

ROM control register
Address: 0x40100034
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None							
HW Access		None							
Name		None [7:1]							
Bits	15	15 14 13 12 11 10 9							
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name	None [31:24]								

Bits	Name	Description

ROM_WS

0

Amount of ROM wait states:

'0': 0 wait states. Use this setting for newer, faster ROM design. Use this setting for older, slower ROM design and frequencies in the range [0, 24] MHz.

'1': 1 wait state. Use this setting for older, slower ROM design and frequencies in the range <24, 48] MHz.

CPUSSv2 supports two types of ROM memory: an older, slower design (operating at up to 24 MHz) and a newer, faster design (operating at up to 48 MHz). The older design requires 1 wait state for frequencies above 24 MHz. The newer design never requires wait states. All chips after Street Fighter will use the newer design. As a result, all chips after Street Fighter can always use 0 wait states.

Default Value: 0

4 CSD Registers



This section discusses the CSD registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

4.1 CSD Register Mapping Details

Register Name	Address
CSD_ID	0x40080000
CSD_CONFIG	0x40080004
CSD_IDAC	0x40080008
CSD_COUNTER	0x4008000C
CSD_STATUS	0x40080010
CSD_INTR	0x40080014
CSD_INTR_SET	0x40080018
CSD_PWM	0x4008001C
CSD_TRIM1	0x4008FF00
CSD_TRIM2	0x4008FF04



4.1.1 CSD_ID

ID & Revision Number Address: 0x40080000 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R							
HW Access				No	ne				
Name				ID [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		R							
HW Access		None							
Name				ID [1	5:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				F	?				
HW Access				No	ne				
Name				REVISIO	N [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				F	?				
HW Access				No	ne				
Name				REVISIO	N [31·24]				

Bits	Name	Description
31 : 16	REVISION	the version number is 0x0001 Default Value: 1
15:0	ID	the ID of CSD peripheral is 0xE0E1 Default Value: 57569



4.1.2 CSD_CONFIG

Configuration and Control Address: 0x40080004 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW1S	RW	RW	RW	RW	RW
HW Access	R	R	RW1C	R	R	R	R	R
Name	PRS_12_8	PRS_SELE CT	PRS_CLEA R	Reserved_1	FILTER_EN ABLE	BYPASS_S EL	SAMPLE_S YNC	DSI_SAMP LE_EN
Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	R	W	RW
HW Access	R	R	R	R	R	R		R
Name	COMP_PIN	COMP_MO DE	REFBUF_E N	SENSE_EN	SENSE_CO MP_BW	SHIELD_DELAY [10:9]		DSI_SENS E_EN
Bits	23	22	21	20	19	18	17	16
SW Access	RW	RW	RW	None	RW	RW	RW	RW
HW Access	R	R	R	None	R	R	RW	RW
Name	REFBUF_D RV	SENSE_IN SEL	REBUF_OU TSEL	None	SENSE_CO MP_EN	Reserved_2	POLARITY2	POLARITY
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	RW		RW		None	RW
HW Access	R	R	R	R		None	R	
Name	ENABLE	Reserved_5	Reserved_4	Re	eserved_3 [28:2	26]	None	REFBUF_D RV

Bits	Name	Description
31	ENABLE	Master enable of the CSD IP. Must be set to 1 for any CSD operation to function. Default Value: 0
30	Reserved_5	Keep this bit at the default value Default Value: 0
29	Reserved_4	Keep this bit at the default value Default Value: 0
28 : 26	Reserved_3	Keep this field at the default value Default Value: 0
24 : 23	REFBUF_DRV	Current drive strength for reference buffer. Default Value: 0
		0x0· OFF·

0x0: OFF:

Current drive mode OFF



4.1.2 CSD_CONFIG (continued)

4.1.2	C2D_CONFIG	(continued)
		0x1: DRV_1: Lowest current drive mode
		0x2: DRV_2: Mid current drive mode
		0x3: DRV_3: Highest current drive mode
22	SENSE_INSEL	Selects how the Cmodcapacitor is connected to CSD modulator Default Value: 0
		0x0: SENSE_CHANNEL1: Direct connection from Cmod to CSD modulator; direct connection is called channel1
		0x1: SENSE_AMUXA: Cmod capacitor is connected CSD modulator through AMUXBUS-A.
21	REBUF_OUTSEL	Selects which AMUXBUS the reference buffer connects to. Default Value: 1
		0x0: AMUXA: Connect to AMUXBUS-A (not normally used).
		0x1: AMUXB: Connect to AMUXBUS-B (normally used for all CSD operations).
19	SENSE_COMP_EN	Turns on the sense comparator circuit. Must be done some time before enable SENSE_EN. 0: Sense comparator is powered off. 1: Sense comparator is powered on. Default Value: 0
18	Reserved_2	Keep this bit at the default value Default Value: 0
17	POLARITY2	For normal CSD operations this field is not used. When using the IDAC's for other-than-CSD purposes, this bit controls the IDAC2 polarity only. The IDAC register below provides the same functionality through POLARITY2_MIR bit. Default Value: 0
		0x0: VSSIO: For non-CSD application, IDAC2 will source current.
		0x1: VDDIO: For non-CSD application, IDAC2 will sink current.
16	POLARITY	Selects the polarity of the sensing operation. When using the IDAC's for other-than-CSD purposes, this bit controls the IDAC1 polarity only. The IDAC register below provides the same functionality through POLARITY1_MIR bit. Default Value: 0
		0x0: VSSIO: Normal: sensor switching between Vssio and Cmod. For non-CSD application, IDAC1 will source current.
		0x1: VDDIO: Inverted: sensor switch between Vddio and Cmod. For non-CSD application, IDAC1 will sink current.
15	COMP_PIN	Connects either the Cmod or Csh_tank sense return line to the reference buffer comparator. This switch must be set to the same pin that is being charged up by the reference buffer (through the AMUXBUS settings in GPIO). Default Value: 0



4.1.2 CSD_CONFIG (continued)

4.1.2	C2D_CONFIG	(continued)
		0x0: CHANNEL1: Use the sense line designated as "Channel 1"; this is normally used to conenct Cmod.
		0x1: CHANNEL2: Use the sense line designated as "Channel 2"; this is normally used to connect Csh_tank.
14	COMP_MODE	Selects between charging of the Cmod/Csh_tank capacitor using the GPIO digital output buffer or the CSD reference buffer. Note that using the GPIO requires proper configuration of the GPIO pin. Default Value: 0
		0x0: CHARGE_BUF: Use CSD Reference Buffer to charge capacitor. Capacitor must be connected to AMUXBUS-A/B (see REBUF_OUTSEL) and selected using COMP_PIN.
		0x1: CHARGE_IO: Use GPIO Driver to charge capacitor. Capacitor must be selected using COMP_PIN, and GPIO must be in AMUXBUS-B mode.
13	REFBUF_EN	Enables the reference buffer/comparator circuits for charging Cmod/Csh_tank using the mode selected in COMP_MODE. Default Value: 0
12	SENSE_EN	Enables the sensor and shield clocks, CSD modulator output and turns on the IDAC compensation current as selected by CSD_IDAC. Default Value: 0
11	SENSE_COMP_BW	Selects bandwidth for sensing comparator Default Value: 1
		0x0: LOW: Lower bandwidth
		0x1: HIGH: High bandwidth (default)
10:9	SHIELD_DELAY	Configures the delay between shield clock and sensor clock Default Value: 0
		0x0: OFF: Delay line is off; sensor clock = shield clock
		0x2: 50NS: shield clock is delayed by 50-100ns delay w.r.t sensor clock
		0x3: 10NS: shield clock is delayed by 10-20ns delay w.r.t sensor clock
8	DSI_SENSE_EN	Reserved, keep this bit at the default value Default Value: 0
7	PRS_12_8	Selects between 8-bit or 12-bit PRS sequence Default Value: 0
		0x0: 8B: 8-bit PRS sequence (G(x)=X^8+X^4+X^3+X^2+1, period= 255)
		0x1: 12B: 12-bit PRS sequence (G(x)=X^12+X^9+X^3+X^2+1, period=4095)
6	PRS_SELECT	Selects between PRS and divide-by-2 for sensor clock Default Value: 0
		0x0: DIV2: divide-by-2 is source of sensor clock



4.1.2 CSD_CONFIG (continued)

		0x1: PRS: PRS is source of sensor clock
5	PRS_CLEAR	When set, forces the pseudo-random generator to it's initial state. Note that it may take some time for this setting to take effect depending on the clock frequency used for clk_csd1. Hardware clears this bit at the same time PRS is cleared. Default Value: 0
4	Reserved_1	Keep this bit at the default value Default Value: 0
3	FILTER_ENABLE	Enables the digital filtering on the CSD comparator Default Value: 0
		0x0: FILTER_OFF: Digital Filter is OFF and has no effect.
		0x1: FILTER_ON: Digital Filter is ON. The digital filter disables the IDAC and sample COUNTER, regardless of CSD comparator state, for 1 clk_csd2 clock cycle after the start of each measurement and from the first comparator trip to the end of each measurement.
2	BYPASS_SEL	Selects the source of sensor clock. Default Value: 0
		0x0: PRS_OR_DIV2: Select divide-by-2 or pseudo-random sequence as source of sensor clock(see PRS_SELECT)
		0x1: DIRECT_CLOCK: Selects clk_csd1 directly as source of sensor clock
1	SAMPLE_SYNC	Reserved, keep this bit at the default value. Default Value: 1
0	DSI_SAMPLE_EN	Reserved, keep this bit at the default value Default Value: 0



4.1.3 CSD_IDAC

IDAC Configuration
Address: 0x40080008
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	İ			RW				
HW Access	İ			F	2			
Name				IDAC ²	1 [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None		RW	None	RW	R'	W
HW Access		None		А	None	R	F	?
Name	None [15:13]			POLARITY1 _MIR	None	IDAC1_RA NGE	IDAC1_MODE [9:8]	
Bits	23	22	21	20	19	18	17	16
SW Access	None				RW			
HW Access	None		R					
Name	None			IDAC2 [22:16]				
Bits	31	30	29	28	27	26	25	24
SW Access	None	RW	None	RW	None	RW	R'	W
HW Access	None	R	None	А	None	R	F	₹
Name	None	FEEDBACK _MODE	None	POLARITY2 _MIR	None	IDAC2_RA NGE	IDAC2_MC	DE [25:24]

Bits	Name	Description
30	FEEDBACK_MODE	This bit controls whether, during CSD operation, the IDAC is controlled from the sampling flip-flop or directly from the comparator. Default Value: 0
		0x0: FLOP: Use feedback from sampling flip-flop (used in most modes).
		0x1: COMP: Use feedback from comparator directly (reserved for future use)
28	POLARITY2_MIR	Mirror bit for POLARITY2 bit in CONFIG register Default Value: 0
26	IDAC2_RANGE	Current multiplier setting for IDAC2. Default Value: 0
		0x0: 4X: Use 4X gain setting.
		0x1: 8X: Use 8X gain setting.



4.1.3 CSD_IDAC (continued)

25:24 IDAC2_MODE Controls the usage mode of IDAC2

Default Value: 0

0x0: OFF:

IDAC2 is not used.

0x1: FIXED:

IDAC2 is active whenever CSD_CONFIG.SENSE_EN is asserted.

0x2: VARIABLE:

IDAC2 is switched on and off depending on the result of the comparator.

0x3: DSI: Reserved

22:16 IDAC2 Current setting for IDAC2 (7 bits).

Default Value: 0

12 POLARITY1_MIR Mirror bit for POLARITY bit in CONFIG register

Default Value: 0

10 IDAC1_RANGE Current multiplier setting for IDAC1.

Default Value: 0

0x0: 4X:

Use 4X gain setting.

0x1: 8X:

Use 8X gain setting.

9:8 IDAC1_MODE Controls the usage mode of IDAC1

Default Value: 0

0x0: OFF:

IDAC1 is not used.

0x1: FIXED:

IDAC1 is active whenever CSD_CONFIG.SENSE_EN is asserted.

0x2: VARIABLE:

IDAC1 is switched on and off depending on the result of the comparator.

0x3: DSI: Reserved

7:0 IDAC1 Current setting for IDAC1 (8 bits).

Default Value: 0



4.1.4 CSD_COUNTER

CSD Counter Register
Address: 0x4008000C
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				,	4			
Name				COUNT	ER [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access				,	4			
Name	COUNTER [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	RW							
HW Access		A						
Name	PERIOD [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	RW							
HW Access	A							
Name		PERIOD [31:24]						

Bits	Name	Description
31 : 16	PERIOD	The remaining period (in cycles) during which COUNTER will count the samples generated by CSD modulator. Firmware will write this field to the desired period, after which it will start counting down to 0. Upon completion of the sense operation, this field will be 0. Writing a non-0 value to this register initiates a sensing operation. It is assumed that the modulation is properly configured, all pins are properly selected and configured and that sense currents are flowing before this field is written. Default Value: 0
15 : 0	COUNTER	This is 16-bit sample counter. Firmware typically writes 0 to this field whenever a new sense operation is initiated by writing a non-0 value to PERIOD. Default Value: 0



4.1.5 CSD_STATUS

Status Register

Address: 0x40080010
Retention: Not Retained

			-	i .		1		I .
Bits	7	6	5	4	3	2	1	0
SW Access		No	one		R	R	R	R
HW Access		No	one		RW	RW	RW	RW
Name		None [7:4]			SAMPLE	COMP_OU T	CSD_SENS E	CSD_CHAR GE
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	None					1		
HW Access		None						
Name		None [31:24]						

Bits	Name	Description
3	SAMPLE	Only for Debug/test purpose: the output status of CSD modulator can be read by CPU Default Value: 0
2	COMP_OUT	Only for Debug/test purpose: the output status of CSD comparator can be read by CPU Default Value: 0
		0x0: C_LT_VREF: 0: Ctank < Vref
		0x1: C_GT_VREF: 1: Ctank > Vref
1	CSD_SENSE	Only for Debug/test purpose: this internal signal (sensor clock) status can be read by CPU Default Value: 0
0	CSD_CHARGE	Only for Debug/test purpose: this internal signal status can be read by CPU. During shield operation if GPIO is used to charge/discharge the Cmod/Ctank capacitors, the charging/discharging status is available Default Value: 0



4.1.6 CSD_INTR

CSD Interrupt Request Register

Address: 0x40080014
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				RW1C
HW Access				None				RW1S
Name				None [7:1]				CSD
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne	'		
HW Access				No	one			
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None				1			
HW Access	None							
Name		None [31:24]						

Bits	Name	Description
0	CSD	The CSD Interrupt request (IRQ) bit is set. Firmware must clear this bit as part of the interrupt handler. Default Value: 0



4.1.7 CSD_INTR_SET

CSD Interrupt set register Address: 0x40080018 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None					RW1S	
HW Access				None				А
Name				None [7:1]				CSD
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			1
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name		None [31:24]						

Bits	Name	Description
0	CSD	Only for debug/test purpose this field can be set to '1' to set corresponding bit in interrupt request register INTR. Default Value: 0



4.1.8 **CSD_PWM**

CSD PWM Register
Address: 0x4008001C
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	R	.W		R	W	
HW Access	No	one		R		F	₹	
Name	None	e [7:6]	PWM_S	SEL [5:4]		PWM_CC	OUNT [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access				No	ne			
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name		None [31:24]						

Bits	Name	Description
5:4	PWM_SEL	The mode of the PWM modulator Default Value: 0
		0x0: OFF: The PWM modulator is OFF and it has no effect on sensor clock generated by PRS/divide-by-2
		0x2: FIXED_HIGH: The PWM modulator changes the low phase of sensor clock to a fixed length (used during negative charge transfer mode).
		0x3: FIXED_LOW: The PWM modulator changes the high phase of sensor clock to a fixed length (used during positive charge transfer mode).
3:0	PWM_COUNT	Pulse widht modulation can be used to change the length of sensor clock pulse (low time/high time) when using PRS/Divide-by-2 as source of sensor clock. The length of the sensor clock pulse low/high time is multiples of clk_csd2 cycles. Default Value: 0



4.1.9 **CSD_TRIM1**

CSD Trim Register
Address: 0x4008FF00
Retention: Retained

Bits	7	6	5	4	3	2	1 1	0	
SW Access		RW				RW			
HW Access		F	₹			F	₹		
Name		IDAC2_SRC	C_TRIM [7:4]			IDAC1_SRC_TRIM [3:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access		None							
Name		None [23:16]							
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access		None							
Name		None [31:24]							

Bits	Name	Description
7:4	IDAC2_SRC_TRIM	IDAC2 trim bits for gain control in current source mode Default Value: 0
3:0	IDAC1_SRC_TRIM	IDAC1 trim bits for gain control in current source mode Default Value: 0



4.1.10 CSD_TRIM2

CSD Trim Register
Address: 0x4008FF04
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW				RW			
HW Access		ſ	₹				R		
Name		IDAC2_SNF	C_TRIM [7:4]			IDAC1_SNK_TRIM [3:0]			
Bits	15	15 14 13 12				10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access		None							
HW Access		None							
Name	None [23:16]								
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access	None								
Name		None [31:24]							

Bits	Name	Description
7:4	IDAC2_SNK_TRIM	IDAC2 trim bits for gain control in current sink mode Default Value: 0
3:0	IDAC1_SNK_TRIM	IDAC1 trim bits for gain control in current sink mode Default Value: 0

5 GPIO Registers



This section discusses the GPIO registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

5.1 GPIO Register Mapping Details

Register Name	Address			
GPIO_INTR_CAUSE	0x40081000			



5.1.1 GPIO_INTR_CAUSE

Interrupt port cause register

Address: 0x40041000 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None				R				
HW Access		No	one		W				
Name		None	e [7:4]			PORT_INT [3:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name		None [23:16]							
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access	None								
Name				None	[31:24]				

Bits Name Description

3:0 PORT_INT

Each IO port has an associated bit field in this register. The bit field reflects the IO port's interrupt line (bit field i reflects "gpio_interrupts[i]" for IO port i). The register is used when the system uses a shared/combined interrupt line "gpio_interrupt". The SW ISR reads the register to determine which IO port(s) is responsible for the shared/combined interrupt line "gpio_interrupt". Once, the IO port(s) is determined, the IO port's INTR register is read to determine the IO pad(s) in the IO port that caused the interrupt.

Default Value: 0

6 GPIO_PRT Registers



This section discusses the GPIO_PRT registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

6.1 **GPIO_PRT Register Mapping Details**

Register Name	Address
GPIO_PRT0_DR	0x40040000
GPIO_PRT0_PS	0x40040004
GPIO_PRT0_PC	0x40040008
GPIO_PRT0_INTR_CFG	0x4004000C
GPIO_PRT0_INTR	0x40040010
GPIO_PRT0_PC2	0x40040018
GPIO_PRT0_DR_SET	0x40040040
GPIO_PRT0_DR_CLR	0x40040044
GPIO_PRT0_DR_INV	0x40040048
GPIO_PRT1_DR	0x40040100
GPIO_PRT1_PS	0x40040104
GPIO_PRT1_PC	0x40040108
GPIO_PRT1_INTR_CFG	0x4004010C
GPIO_PRT1_INTR	0x40040110
GPIO_PRT1_PC2	0x40040118
GPIO_PRT1_DR_SET	0x40040140
GPIO_PRT1_DR_CLR	0x40040144
GPIO_PRT1_DR_INV	0x40040148
GPIO_PRT2_DR	0x40040200
GPIO_PRT2_PS	0x40040204
GPIO_PRT2_PC	0x40040208
GPIO_PRT2_INTR_CFG	0x4004020C
GPIO_PRT2_INTR	0x40040210
GPIO_PRT2_PC2	0x40040218
GPIO_PRT2_DR_SET	0x40040240
GPIO_PRT2_DR_CLR	0x40040244
GPIO_PRT2_DR_INV	0x40040248



Register Name	Address
GPIO_PRT3_DR	0x40040300
GPIO_PRT3_PS	0x40040304
GPIO_PRT3_PC	0x40040308
GPIO_PRT3_INTR_CFG	0x4004030C
GPIO_PRT3_INTR	0x40040310
GPIO_PRT3_PC2	0x40040318
GPIO_PRT3_DR_SET	0x40040340
GPIO_PRT3_DR_CLR	0x40040344
GPIO_PRT3_DR_INV	0x40040348



6.1.1 GPIO_PRT0_DR

Port output data register Address: 0x40040000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
7	DATA7	Pin 7 output data. Default Value: 0
6	DATA6	Pin 6 output data. Default Value: 0
5	DATA5	Pin 5 output data. Default Value: 0
4	DATA4	Pin 4 output data. Default Value: 0
3	DATA3	Pin 3 output data. Default Value: 0
2	DATA2	Pin 2 output data. Default Value: 0
1	DATA1	Pin 1 output data. Default Value: 0
0	DATA0	Pin 0 output data. Default Value: 0



6.1.2 GPIO_PRT0_PS

Port IO pad state register Address: 0x40040004 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				None				R
HW Access		None					W	
Name		None [15:9] FI					FLT_DATA	
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name	 	None [31:24]						

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	Pin 7 state. Default Value: 0
6	DATA6	Pin 6 state. Default Value: 0
5	DATA5	Pin 5 state. Default Value: 0
4	DATA4	Pin 4 state. Default Value: 0
3	DATA3	Pin 3 state. Default Value: 0
2	DATA2	Pin 2 state. Default Value: 0
1	DATA1	Pin 1 state. Default Value: 0



6.1.2 GPIO_PRT0_PS (continued)

0 DATA0 Pin 0 state:

1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the

voltage on the pin. Default Value: 0



6.1.3 GPIO_PRT0_PC

Port configuration register Address: 0x40040008 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	F	RW		RW			RW	RW	
HW Access		R		R			R	R	
Name	DM2	2 [7:6]		DM1 [5:3]			DM0 [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW			RW		RW	
HW Access	R		R			R		R	
Name	DM5		DM4 [14:12]			DM3 [11:9]	DM2		
Bits	23	22	21	20	19	18	17	16	
SW Access	RW			RW			R	W	
HW Access		R		R			R		
Name		DM7 [23:21]		DM6 [20:18]			B] DM5 [
Bits	31	30	29	28	27	26	25	24	
SW Access			N	one				RW	
HW Access	None						R	R	
TIV ACCESS					[31:26]				

Bits	Name	Description
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. Note: this bit is ignored for SIO ports, the VTRIP_SEL settings in the SIO register are used instead (a separate VTRIP_SEL is provided for each pin pair). 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for Pin 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for Pin 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for Pin 5. Default Value: 0



6.1.3 GPIO_PRT0_PC (continued)

14 : 12	DM4	The GPIO drive mode for Pin 4. Default Value: 0
11:9	DM3	The GPIO drive mode for Pin 3. Default Value: 0
8:6	DM2	The GPIO drive mode for Pin 2. Default Value: 0
5:3	DM1	The GPIO drive mode for Pin 1. Default Value: 0
2:0	DM0	The GPIO drive mode for Pin 0.

Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing

glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.4 GPIO_PRT0_INTR_CFG

Port interrupt configuration register

Address: 0x4004000C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R'	W	R	W	R	W	
HW Access	F	₹	R		F	₹	R		
Name	EDGE3_	SEL [7:6]	EDGE2_	SEL [5:4]	EDGE1_	EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW		R	RW		RW	
HW Access	R		R		R		R		
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			RW		
HW Access		None		R			R		
Name		None [23:21]		FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access		None							
Name		None [31:24]							

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for Pin 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for Pin 6. Default Value: 0



6.1.4 GPIO_PRT0_INTR_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for Pin 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for Pin 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for Pin 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for Pin 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for Pin 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for Pin 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING:

Rising edge

0x2: FALLING:
Falling edge

0x3: BOTH:

Both rising and falling edges



6.1.5 GPIO_PRT0_INTR

Port interrupt status register

Address: 0x40040010 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	А	А	А	А	А	А	А	А
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access	ii ii			None				RW1C
HW Access	ii ii	None					А	
Name				None [15:9]				FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access		None				R		
HW Access	None				W			
Name	None [31:25]			PS_FLT_DA TA				

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



6.1.5 GPIO_PRT0_INTR (continued)

7	DATA7	Interrupt pending on Pin 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on Pin 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on Pin 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on Pin 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on Pin 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on Pin 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on Pin 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on Pin 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.6 GPIO_PRT0_PC2

Port configuration register 2

Address: 0x40040018 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW	RW	RW	RW	RW	RW	RW	RW	
HW Access	R	R	R	R	R	R	R	R	
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0	
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access		None							
HW Access	None								
Name	None [23:16]								
Bits	31	30	29	28	27	26	25	24	
SW Access	None								
HW Access	None								
Name	None [31:24]								

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for Pin 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for Pin 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for Pin 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for Pin 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for Pin 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for Pin 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for Pin 1. Default Value: 0



6.1.6 GPIO_PRT0_PC2 (continued)

0 INP_DIS0

Disables the input buffer for Pin 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.

Default Value: 0



6.1.7 GPIO_PRT0_DR_SET

Port output data set register

Address: 0x40040040
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	A							
Name	DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7 : 0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '1'.

Default Value: 0



6.1.8 GPIO_PRT0_DR_CLR

Port output data clear register

Address: 0x40040044
Retention: Retained

Bits	7	7 6 5 4 3 2 1						
SW Access				R	W		•	
HW Access				,	4			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31.241			

Bits Name Description

7 : 0 DATA IO pad i:

'0': Output state DR.DATA[i] not affected. '1': Output state DR.DATA[i] set to '0'.



6.1.9 GPIO_PRT0_DR_INV

Port output data invert register

Address: 0x40040048
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	N			
HW Access				P	\			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits Name Description

7:0 DATA Pin

'0': Output state DR.DATA[i] not affected.

'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.10 **GPIO_PRT1_DR**

Port output data register Address: 0x40040100 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW	RW	RW	RW	RW	RW	RW	RW
HW Access	RW	RW	RW	RW	RW	RW	RW	RW
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name	ll .			None	[31:24]			

Bits	Name	Description
7	DATA7	Pin 7 output data. Default Value: 0
6	DATA6	Pin 6 output data. Default Value: 0
5	DATA5	Pin 5 output data. Default Value: 0
4	DATA4	Pin 4 output data. Default Value: 0
3	DATA3	Pin 3 output data. Default Value: 0
2	DATA2	Pin 2 output data. Default Value: 0
1	DATA1	Pin 1 output data. Default Value: 0
0	DATA0	Pin 0 output data. Default Value: 0



6.1.11 **GPIO_PRT1_PS**

Port IO pad state register Address: 0x40040104 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None					R	
HW Access		None				W		
Name	None [15:9] FLT_				FLT_DATA			
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
7	DATA7	Pin 7 state. Default Value: 0
6	DATA6	Pin 6 state. Default Value: 0
5	DATA5	Pin 5 state. Default Value: 0
4	DATA4	Pin 4 state. Default Value: 0
3	DATA3	Pin 3 state. Default Value: 0
2	DATA2	Pin 2 state. Default Value: 0
1	DATA1	Pin 1 state. Default Value: 0



6.1.11 GPIO_PRT1_PS (continued)

0 DATA0 Pin 0 state:

1: Logic high, if the pin voltage is above the input buffer threshold, logic high.

0: Logic low, if the pin voltage is below that threshold, logic low.

If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the

voltage on the pin. Default Value: 0



6.1.12 GPIO_PRT1_PC

Port configuration register Address: 0x40040108 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W		RW			RW	RW	
HW Access	ı	₹		R			R	R	
Name	DM2	[7:6]		DM1 [5:3]	DM1 [5:3]				
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		RW			RW		RW	
HW Access	R		R			R		R	
Name	DM5	DM5 DM4 [14:12]				DM3 [11:9]	DM2		
Bits	23	22	21	20	19	18	17	16	
SW Access		RW		RW			R	W	
HW Access		R			R			R	
Name		DM7 [23:21]		DM6 [20:18]			DM5 [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access			N ₀	None			RW	RW	
HW Access	No			one			R	R	
					1:26]				

Bits	Name	Description
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. Note: this bit is ignored for SIO ports, the VTRIP_SEL settings in the SIO register are used instead (a separate VTRIP_SEL is provided for each pin pair). 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
23 : 21	DM7	The GPIO drive mode for Pin 7. Default Value: 0
20 : 18	DM6	The GPIO drive mode for Pin 6. Default Value: 0
17 : 15	DM5	The GPIO drive mode for Pin 5. Default Value: 0



6.1.12 GPIO_PRT1_PC (continued)

14 : 12	DM4	The GPIO drive mode for Pin 4. Default Value: 0
11:9	DM3	The GPIO drive mode for Pin 3. Default Value: 0
8:6	DM2	The GPIO drive mode for Pin 2. Default Value: 0
5:3	DM1	The GPIO drive mode for Pin 1. Default Value: 0
2:0	DM0	The GPIO drive mode for Pin 0.

Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing

glitches on the bus. Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD_1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0_Z

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.13 GPIO_PRT1_INTR_CFG

Port interrupt configuration register

Address: 0x4004010C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W	R'	W	R	W	R	W	
HW Access	F	R		R		R		₹	
Name	EDGE3_	EDGE3_SEL [7:6]		SEL [5:4]	EDGE1_	EDGE1_SEL [3:2]		EDGE0_SEL [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access	RW		R'	W	R	RW		W	
HW Access	R		F	₹	R		R		
Name	EDGE7_SEL [15:14]		EDGE6_SEL [13:12]		EDGE5_SEL [11:10]		EDGE4_SEL [9:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access		None		RW			R	W	
HW Access		None		R			R		
Name		None [23:21]			FLT_SEL [20:18	3]	FLT_EDGE_SEL [17:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				N	one				
Name				None	[31:24]				

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
15 : 14	EDGE7_SEL	Sets which edge will trigger an IRQ for Pin 7. Default Value: 0
13 : 12	EDGE6_SEL	Sets which edge will trigger an IRQ for Pin 6. Default Value: 0



6.1.13 GPIO_PRT1_INTR_CFG (continued)

11 : 10	EDGE5_SEL	Sets which edge will trigger an IRQ for Pin 5. Default Value: 0
9:8	EDGE4_SEL	Sets which edge will trigger an IRQ for Pin 4. Default Value: 0
7:6	EDGE3_SEL	Sets which edge will trigger an IRQ for Pin 3. Default Value: 0
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for Pin 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for Pin 1. Default Value: 0
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for Pin 0. Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge

0x2: FALLING:

Falling edge

0x3: BOTH:

Both rising and falling edges



6.1.14 GPIO_PRT1_INTR

Port interrupt status register

Address: 0x40040110 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C
HW Access	А	Α	Α	Α	А	А	А	А
Name	DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				None				RW1C
HW Access		None						А
Name		None [15:9]						FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access	R	R	R	R	R	R	R	R
HW Access	W	W	W	W	W	W	W	W
Name	PS_DATA7	PS_DATA6	PS_DATA5	PS_DATA4	PS_DATA3	PS_DATA2	PS_DATA1	PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access				None				R
HW Access	None				W			
Name	None [31:25]				PS_FLT_DA TA			

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
23	PS_DATA7	Default Value: 0
22	PS_DATA6	Default Value: 0
21	PS_DATA5	Default Value: 0
20	PS_DATA4	Default Value: 0
19	PS_DATA3	Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0



6.1.14 GPIO_PRT1_INTR (continued)

7	DATA7	Interrupt pending on Pin 7. Firmware writes 1 to clear the interrupt. Default Value: 0
6	DATA6	Interrupt pending on Pin 6. Firmware writes 1 to clear the interrupt. Default Value: 0
5	DATA5	Interrupt pending on Pin 5. Firmware writes 1 to clear the interrupt. Default Value: 0
4	DATA4	Interrupt pending on Pin 4. Firmware writes 1 to clear the interrupt. Default Value: 0
3	DATA3	Interrupt pending on Pin 3. Firmware writes 1 to clear the interrupt. Default Value: 0
2	DATA2	Interrupt pending on Pin 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on Pin 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on Pin 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.15 **GPIO_PRT1_PC2**

Port configuration register 2

Address: 0x40040118 Retention: Retained

Bits	7	6	5	4	3	2	7 6 5 4 3 2 1 0							
SW Access	RW	RW	RW	RW	RW	RW	RW	RW						
HW Access	R	R	R	R	R	R	R	R						
Name	INP_DIS7	INP_DIS6	INP_DIS5	INP_DIS4	INP_DIS3	INP_DIS2	INP_DIS1	INP_DIS0						
Bits	15	14	13	12	11	10	9	8						
SW Access				No	ne									
HW Access		None												
Name		None [15:8]												
Bits	23	22	21	20	19	18	17	16						
SW Access				No	ne									
HW Access				No	one									
Name				None	[23:16]									
Bits	31	30	29	28	27	26	25	24						
SW Access				No	ne									
HW Access		None												
Name				None	[31:24]									

Bits	Name	Description
7	INP_DIS7	Disables the input buffer for Pin 7. Default Value: 0
6	INP_DIS6	Disables the input buffer for Pin 6. Default Value: 0
5	INP_DIS5	Disables the input buffer for Pin 5. Default Value: 0
4	INP_DIS4	Disables the input buffer for Pin 4. Default Value: 0
3	INP_DIS3	Disables the input buffer for Pin 3. Default Value: 0
2	INP_DIS2	Disables the input buffer for Pin 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for Pin 1. Default Value: 0



6.1.15 GPIO_PRT1_PC2 (continued)

0 INP_DIS0

Disables the input buffer for Pin 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.



6.1.16 GPIO_PRT1_DR_SET

Port output data set register

Address: 0x40040140 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W		•	
HW Access				,	4			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne		'	
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31.241			

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.17 GPIO_PRT1_DR_CLR

Port output data clear register

Address: 0x40040144
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W		•	
HW Access				,	4			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne		'	
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31.241			

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



6.1.18 GPIO_PRT1_DR_INV

Port output data invert register

Address: 0x40040148
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				P	\			
Name				DATA	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None [31:241			

Bits Name Description

7:0 DATA Pin

'0': Output state DR.DATA[i] not affected.

'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.19 **GPIO_PRT2_DR**

Port output data register Address: 0x40040200 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				RW
HW Access				None				RW
Name				None [7:1]				DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				No	one	1		1
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31.24]			

Bits	Name	Description
0	DATA0	Pin 0 output data.
		Default Value: 0



6.1.20 GPIO_PRT2_PS

Port Pin state register Address: 0x40040204 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None					R	
HW Access				None				W
Name				None [7:1]				DATA0
Bits	15	14	13	12	11	10	9	8
SW Access		None					R	
HW Access		None					W	
Name		None [15:9]				FLT_DATA		
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			'
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
0	DATA0	Pin 0 state: 1: Logic high, if the pin voltage is above the input buffer threshold, logic high. 0: Logic low, if the pin voltage is below that threshold, logic low. If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin. Default Value: 0



6.1.21 GPIO_PRT2_PC

Port configuration register Address: 0x40040208 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			None			RW				
HW Access			None				R			
Name		None [7:3]					DM0 [2:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access			No	ne			RW	RW		
HW Access			No	ne			R	R		
Name		None [31:26]								

Bits	Name	Description
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. Note: this bit is ignored for SIO ports, the VTRIP_SEL settings in the SIO register are used instead (a separate VTRIP_SEL is provided for each pin pair). 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
2:0	DMO	The GPIO drive mode for Pin 0. Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus. Default Value: 0
		0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.



6.1.21 GPIO_PRT2_PC (continued)

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD 1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z:

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z 1

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1:

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.22 GPIO_PRT2_INTR_CFG

Port interrupt configuration register

Address: 0x4004020C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access			No	one			F	R		
Name		None [7:2]						SEL [1:0]		
Bits	15	14	13	12	11	10	9	8		
SW Access	None									
HW Access				No	one					
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access		None		RW			RW			
HW Access		None		R			R			
Name		None [23:21]		F	FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
1:0	EDGE0_SEL	Sets which edge will trigger an IRQ for Pin 0. Default Value: 0
		0x0: DISABLE: Disabled



6.1.22 GPIO_PRT2_INTR_CFG (continued)

0x1: RISING: Rising edge

0x2: FALLING: Falling edge

0x3: BOTH:Both rising and falling edges



6.1.23 GPIO_PRT2_INTR

Port interrupt status register

Address: 0x40040210 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				None				RW1C
HW Access				None				А
Name				None [7:1]				DATA0
Bits	15	14	13	12	11	10	9	8
SW Access				None				RW1C
HW Access		None						
Name	None [15:9]							FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access				None				R
HW Access				None				W
Name				None [23:17]				PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access				None				R
HW Access		None						
	Ш							

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
16	PS_DATA0	•
		Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0
0	DATA0	Interrupt pending on Pin 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.24 **GPIO_PRT2_PC2**

Port configuration register 2

Address: 0x40040218 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access				None				RW	
HW Access				None				R	
Name				None [7:1]				INP_DISC	
Bits	15	14	13	12	11	10	9	8	
SW Access	None								
HW Access	None								
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
0	INP_DIS0	Disables the input buffer for Pin 0 independent of the port control drive mode (PC. should be set when analog signals are present on the pin and PC DM != 0 is required.

Disables the input buffer for Pin 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver.



6.1.25 GPIO_PRT2_DR_SET

Port output data set register

Address: 0x40040240 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access	A										
Name		DATA [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access	None										
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.26 GPIO_PRT2_DR_CLR

Port output data clear register

Address: 0x40040244
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access	A										
Name		DATA [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access	None										
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31.241						

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.



6.1.27 GPIO_PRT2_DR_INV

Port output data invert register

Address: 0x40040248
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access	A										
Name		DATA [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access	None										
HW Access	None										
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits Name Description

7:0 DATA Pin

'0': Output state DR.DATA[i] not affected.

'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').



6.1.28 GPIO_PRT3_DR

Port output data register Address: 0x40040300 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access			None			RW	RW	RW			
HW Access			None			RW	RW	RW			
Name			None [7:3]			DATA2	DATA1	DATA0			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access			'	No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access				No	one						
Name				None	[31:24]						

Bits	Name	Description
2	DATA2	Pin 2 output data. Default Value: 0
1	DATA1	Pin 1 output data. Default Value: 0
0	DATA0	Pin 0 output data. Default Value: 0



6.1.29 **GPIO_PRT3_PS**

Port Pin state register Address: 0x40040304 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			None		R	R	R		
HW Access			None		W	W	W		
Name			None [7:3]			DATA2	DATA1	DATA0	
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:9]						FLT_DATA	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
8	FLT_DATA	Reads of this register return the logical state of the filtered pin. Default Value: 0
2	DATA2	Pin 2 state. Default Value: 0
1	DATA1	Pin 1 state. Default Value: 0
0	DATA0	Pin 0 state: 1: Logic high, if the pin voltage is above the input buffer threshold, logic high. 0: Logic low, if the pin voltage is below that threshold, logic low. If the drive mode for the pin is set to high Z Analog, the pin state will read 0 independent of the voltage on the pin. Default Value: 0



6.1.30 GPIO_PRT3_PC

Port configuration register Address: 0x40040308 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R\	W		RW			RW			
HW Access	F	₹		R		R				
Name	DM2	[7:6]		DM1 [5:3]			DM0 [2:0]			
Bits	15	15 14 13 12 11 10 9					9	8		
SW Access		None								
HW Access		None								
Name		None [15:9]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name		None [23:16]								
Bits	31	30	29	28	27	26	25	24		
	31	30	29		27	26	25	24 RW		
Bits	31	30		ne	27	26	-			

Bits	Name	Description
25	PORT_SLOW	This field controls the output edge rate of all pins on the port: '0': fast. '1': slow. Default Value: 0
24	PORT_VTRIP_SEL	The GPIO cells include a VTRIP_SEL signal to alter the input buffer voltage. Note: this bit is ignored for SIO ports, the VTRIP_SEL settings in the SIO register are used instead (a separate VTRIP_SEL is provided for each pin pair). 0: input buffer functions as a CMOS input buffer. 1: input buffer functions as a LVTTL input buffer. Default Value: 0
8:6	DM2	The GPIO drive mode for Pin 2. Default Value: 0
5:3	DM1	The GPIO drive mode for Pin 1. Default Value: 0



6.1.30 GPIO_PRT3_PC (continued)

2:0 DM0

The GPIO drive mode for Pin 0.

Note: when initializing IO's that are connected to a live bus (such as I2C), make sure the HSIOM is properly configured (HSIOM_PRT_SELx) before turning the IO on here to avoid producing glitches on the bus.

Default Value: 0

0x0: OFF:

Mode 0 (analog mode): Output buffer off (high Z). Input buffer off.

0x1: INPUT:

Mode 1: Output buffer off (high Z). Input buffer on.

0x2: 0_PU:

Mode 2: Strong pull down ('0'), weak/resistive pull up (PU). Input buffer on.

0x3: PD 1:

Mode 3: Weak/resistive pull down (PD), strong pull up ('1'). Input buffer on.

0x4: 0 Z

Mode 4: Strong pull down ('0'), open drain (pull up off). Input buffer on.

0x5: Z_1:

Mode 5: Open drain (pull down off), strong pull up ('1'). Input buffer on.

0x6: 0_1

Mode 6: Strong pull down ('0'), strong pull up ('1'). Input buffer on.

0x7: PD_PU:

Mode 7: Weak/resistive pull down (PD), weak/resistive pull up (PU). Input buffer on.



6.1.31 GPIO_PRT3_INTR_CFG

Port interrupt configuration register

Address: 0x4004030C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None		RW		R	RW		RW		
HW Access	None		F	R		R	R			
Name	None [7:6]		EDGE2_SEL [5:4]		EDGE1_	SEL [3:2]	EDGE0_SEL [1:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access		None		RW			RW			
HW Access		None		R			R			
Name		None [23:21]		FLT_SEL [20:18]			FLT_EDGE_SEL [17:16]			
Bits	31	30	29	28	27	26	25	24		
SW Access				None						
HW Access				No	one					
Name				None [31:24]						

Bits	Name	Description
20 : 18	FLT_SEL	Selects which pin is routed through the 50ns glitch filter to provide a glitch-safe interrupt. Default Value: 0
17 : 16	FLT_EDGE_SEL	Same for the glitch filtered pin (selected by FLT_SELECT). Default Value: 0
		0x0: DISABLE: Disabled
		0x1: RISING: Rising edge
		0x2: FALLING: Falling edge
		0x3: BOTH: Both rising and falling edges
5:4	EDGE2_SEL	Sets which edge will trigger an IRQ for Pin 2. Default Value: 0
3:2	EDGE1_SEL	Sets which edge will trigger an IRQ for Pin 1. Default Value: 0



6.1.31 GPIO_PRT3_INTR_CFG (continued)

1:0 EDGE0_SEL Sets which edge will trigger an IRQ for Pin 0.

Default Value: 0

0x0: DISABLE: Disabled

0x1: RISING: Rising edge 0x2: FALLING: Falling edge

0x3: BOTH:

Both rising and falling edges



6.1.32 GPIO_PRT3_INTR

Port interrupt status register

Address: 0x40040310 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access			None	RW1C	RW1C	RW1C		
HW Access			None			А	А	А
Name		None None 7:3 14				DATA2	DATA1	DATA0
Bits	15	14	13	12	11	10	9	8
SW Access			'			RW1C		
HW Access				None				А
Name				None [15:9]				FLT_DATA
Bits	23	22	21	20	19	18	17	16
SW Access			None			R	R	R
HW Access			None			W	W	W
Name			None [23:19]			PS_DATA2	PS_DATA1	PS_DATA0
Bits	31	30	29	28	27	26	25	24
SW Access				None				R
HW Access				None				W
Name				None [31:25]				PS_FLT_DA TA

Bits	Name	Description
24	PS_FLT_DATA	This is a duplicate of the contents of the PS register, provided here to allow reading of both pin state and interrupt state of the port in a single read operation. Default Value: 0
18	PS_DATA2	Default Value: 0
17	PS_DATA1	Default Value: 0
16	PS_DATA0	Default Value: 0
8	FLT_DATA	Deglitched interrupt pending (selected by FLT_SELECT). Default Value: 0
2	DATA2	Interrupt pending on Pin 2. Firmware writes 1 to clear the interrupt. Default Value: 0
1	DATA1	Interrupt pending on Pin 1. Firmware writes 1 to clear the interrupt. Default Value: 0
0	DATA0	Interrupt pending on Pin 0. Firmware writes 1 to clear the interrupt. Default Value: 0



6.1.33 **GPIO_PRT3_PC2**

Port configuration register 2

Address: 0x40040318 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access			None			RW	RW	RW			
HW Access			None			R	R	R			
Name			None [7:3]			INP_DIS2	INP_DIS1	INP_DISC			
Bits	15	14	13	10	9	8					
SW Access				No	ne	'					
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne	<u>'</u>					
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[31:24]						

Bits	Name	Description
2	INP_DIS2	Disables the input buffer for Pin 2. Default Value: 0
1	INP_DIS1	Disables the input buffer for Pin 1. Default Value: 0
0	INP_DIS0	Disables the input buffer for Pin 0 independent of the port control drive mode (PC.DM). This bit should be set when analog signals are present on the pin and PC.DM != 0 is required to use the output driver. Default Value: 0



6.1.34 GPIO_PRT3_DR_SET

Port output data set register

Address: 0x40040340 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access				A	4						
Name				DATA	[7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access			'	No	ne						
HW Access				No	ne						
Name	None [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31.241						

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '1'.



6.1.35 GPIO_PRT3_DR_CLR

Port output data clear register

Address: 0x40040344
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				P	\					
Name				DATA	[7:0]					
Bits	15	5 14 13 12 11 10 9 8								
SW Access				No	ne					
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 DATA Pir

'0': Output state DR.DATA[i] not affected.
'1': Output state DR.DATA[i] set to '0'.

Default Value: 0



6.1.36 GPIO_PRT3_DR_INV

Port output data invert register

Address: 0x40040348
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				,	4				
Name				DATA	[7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits Name Description

7:0 DATA Pin

'0': Output state DR.DATA[i] not affected.

'1': Output state DR.DATA[i] inverted ('0' => '1', '1' => '0').

Default Value: 0

7 HSIOM Registers



This section discusses the HSIOM registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

7.1 HSIOM Register Mapping Details

Register Name	Address
HSIOM_PUMP_CTL	0x40042000



7.1.1 HSIOM_PUMP_CTL

Pump control

Address: 0x40022000 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		None									
HW Access		None									
Name		None [7:1]									
Bits	15	5 14 13 12 11 10 9									
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access	RW		1		None	1	-				
HW Access	R	R None									
Name	ENABLED				None [30:24]						

Bits	Name	Description
31	ENABLED	Pump enabled: '0': Disabled. '1': Enabled. Default Value: 0
0	CLOCK_SEL	Clock select: '0': External clock. '1': Internal clock (deprecated). Default Value: 0

8 HSIOM_PRT Registers



This section discusses the HSIOM_PRT registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

8.1 HSIOM_PRT Register Mapping Details

Register Name	Address
HSIOM_PORT_SEL0	0x40020000
HSIOM_PORT_SEL1	0x40020100
HSIOM_PORT_SEL2	0x40020200
HSIOM_PORT_SEL3	0x40020300



8.1.1 HSIOM_PORT_SEL0

Port selection register Address: 0x40020000 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R'	W			R	W		
HW Access		R'	W		RW				
Name	IO1_SEL [7:4]					IO0_S	EL [3:0]		
Bits	15	15 14 13 12				10	9	8	
SW Access		R'	W			R	W		
HW Access	RW					RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]					
Bits	23	22	21	20	19	18	17	16	
SW Access		R'	W		RW				
HW Access		R'	W			R	W		
Name		IO5_SEI	L [23:20]			IO4_SE	L [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access		RW				R	W		
HW Access		RW				R	W		
Name		IO7_SEI	[24:20]		IO6_SEL [27:24]				

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for Pin 7 Default Value: 0
27 : 24	IO6_SEL	Selects connection for Pin 6 Default Value: 0
23 : 20	IO5_SEL	Selects connection for Pin 5 Default Value: 0
19 : 16	IO4_SEL	Selects connection for Pin 4 Default Value: 0
15 : 12	IO3_SEL	Selects connection for Pin 3 Default Value: 0
11 : 8	IO2_SEL	Selects connection for Pin 2 Default Value: 0
7:4	IO1_SEL	Selects connection for Pin 1 Default Value: 0
3:0	IO0_SEL	Selects connection for Pin 0 Default Value: 0



8.1.1 HSIOM_PORT_SEL0 (continued)

0x0: GPIO:

Pin is a regular firmware-controlled I/O

0x1: GPIO_DSI: Reserved

0x2: DSI DSI:

Reserved

0x3: DSI_GPIO:

Reserved

0x4: CSD_SENSE:

Pin is a CSD sense pin (analog mode)

0x5: CSD_SHIELD:

Pin is a CSD shield pin (analog mode).

0x6: AMUXA:

Pin is connected to AMUXBUS-A.

0x7: AMUXB:

Pin is connected to AMUXBUS-B. This mode is also used for CSD I/O charging. When CSD I/O charging is enabled in CSD_CONTROL, digital I/O driver is connected to csd_charge signal (pin is still connected to AMUXBUS-B).

0x8: ACT_0:

Pin-specific Active source #0 (TCPWM overflow, external clock). Available only on certain pins. See the device datasheet for details.

0x9: ACT 1

Pin-specific Active source #1 (TCPWM signals - in, line, line_compl, compare_match). Available only on certain pins. See the device datasheet for details.

0xa: ACT_2:

Pin-specific Active source #2 (TCPWM underflow). Available only on certain pins. See the device datasheet for details.

0xb: ACT_3:

Reserved

0xc: LCD_COM:

Reserved

0xc: DS_0:

Reserved

0xd: LCD_SEG:

Reserved

0xd: DS 1:

Reserved

0xe: DS 2:

Pin-specific Deep-Sleep source #0 (I2C). Available only on certain pins. See the device datasheet for details.

0xf: DS_3:

Pin-specific Deep-Sleep source #1 (SWD). Available only on certain pins. See the device datasheet for details.



8.1.2 HSIOM_PORT_SEL1

Port selection register
Address: 0x40020100
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R'	W			R	W		
HW Access		R'	W		RW				
Name	IO1_SEL [7:4]					IO0_S	EL [3:0]		
Bits	15	15 14 13 12				10	9	8	
SW Access		R'	W			R	W		
HW Access	RW					RW			
Name	IO3_SEL [15:12]			IO2_SEL [11:8]					
Bits	23	22	21	20	19	18	17	16	
SW Access		R'	W		RW				
HW Access		R'	W			R	W		
Name		IO5_SEI	L [23:20]			IO4_SE	L [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access		RW				R	W		
HW Access		RW				R	W		
Name		IO7_SEI	[24:20]		IO6_SEL [27:24]				

Bits	Name	Description
31 : 28	IO7_SEL	Selects connection for Pin 7 Default Value: 0
27 : 24	IO6_SEL	Selects connection for Pin 6 Default Value: 0
23 : 20	IO5_SEL	Selects connection for Pin 5 Default Value: 0
19 : 16	IO4_SEL	Selects connection for Pin 4 Default Value: 0
15 : 12	IO3_SEL	Selects connection for Pin 3 Default Value: 0
11 : 8	IO2_SEL	Selects connection for Pin 2 Default Value: 0
7:4	IO1_SEL	Selects connection for Pin 1 Default Value: 0
3:0	IO0_SEL	Selects connection for Pin 0 Default Value: 0



8.1.2 HSIOM_PORT_SEL1 (continued)

0x0: GPIO:

Pin is a regular firmware-controlled I/O

0x1: GPIO_DSI:

Reserved

0x2: DSI DSI:

Reserved

0x3: DSI_GPIO:

Reserved

0x4: CSD_SENSE:

Pin is a CSD sense pin (analog mode)

0x5: CSD_SHIELD:

Pin is a CSD shield pin (analog mode).

0x6: AMUXA:

Pin is connected to AMUXBUS-A.

0x7: AMUXB:

Pin is connected to AMUXBUS-B. This mode is also used for CSD I/O charging. When CSD I/O charging is enabled in CSD_CONTROL, digital I/O driver is connected to csd_charge signal (pin is still connected to AMUXBUS-B).

0x8: ACT_0:

Pin-specific Active source #0 (TCPWM overflow, external clock). Available only on certain pins. See the device datasheet for details.

0x9: ACT 1

Pin-specific Active source #1 (TCPWM signals - in, line, line_compl, compare_match). Available only on certain pins. See the device datasheet for details.

0xa: ACT_2:

Pin-specific Active source #2 (TCPWM underflow). Available only on certain pins. See the device datasheet for details.

0xb: ACT_3:

Reserved

0xc: LCD_COM:

Reserved

0xc: DS_0:

Reserved

0xd: LCD_SEG:

Reserved

0xd: DS 1:

Reserved

0xe: DS 2:

Pin-specific Deep-Sleep source #0 (I2C). Available only on certain pins. See the device data-sheet for details.

0xf: DS_3:

Pin-specific Deep-Sleep source #1 (SWD). Available only on certain pins. See the device datasheet for details.



8.1.3 HSIOM_PORT_SEL2

Port selection register Address: 0x40020200 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		No	one			RW			
HW Access		No	one			RW			
Name		None [7:4]				IO0_SEL [3:0]			
Bits	15	5 14 13 12 11 10 9							
SW Access				No	ne				
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None [31:24]				

Bits Name Description

3:0 IO0_SEL Selects connection for Pin 0

Default Value: 0

0x0: GPIO:

Pin is a regular firmware-controlled I/O

0x1: GPIO_DSI: Reserved 0x2: DSI_DSI:

Reserved

0x3: DSI_GPIO:
Reserved

0x4: CSD_SENSE:

Pin is a CSD sense pin (analog mode)

0x5: CSD_SHIELD:

Pin is a CSD shield pin (analog mode).

0x6: AMUXA:

Pin is connected to AMUXBUS-A.



8.1.3 HSIOM_PORT_SEL2 (continued)

0x7: AMUXB:

Pin is connected to AMUXBUS-B. This mode is also used for CSD I/O charging. When CSD I/O charging is enabled in CSD_CONTROL, digital I/O driver is connected to csd_charge signal (pin is still connected to AMUXBUS-B).

0x8: ACT_0:

Pin-specific Active source #0 (TCPWM overflow, external clock). Available only on certain pins. See the device datasheet for details.

0x9: ACT_1:

Pin-specific Active source #1 (TCPWM signals - in, line, line_compl, compare_match). Available only on certain pins. See the device datasheet for details.

0xa: ACT_2:

Pin-specific Active source #2 (TCPWM underflow). Available only on certain pins. See the device datasheet for details.

0xb: ACT_3: Reserved

0xc: LCD_COM:

Reserved

0xc: DS_0: Reserved

0xd: LCD_SEG:

Reserved

0xd: DS_1: Reserved

0xe: DS_2:

Pin-specific Deep-Sleep source #0 (I2C). Available only on certain pins. See the device datasheet for details.

0xf: DS_3:

Pin-specific Deep-Sleep source #1 (SWD). Available only on certain pins. See the device datasheet for details.



8.1.4 HSIOM_PORT_SEL3

Port selection register Address: 0x40020300 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R	W			RW			
HW Access		R	W			RW			
Name		IO1_SEL [7:4]			IO0_SEL [3:0]				
Bits	15	15 14 13 12 11 10						8	
SW Access		None				RW			
HW Access		None					W		
Name		None [15:12]				IO2_SEL [11:8]			
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
11 : 8	IO2_SEL	Selects connection for Pin 2 Default Value: 0
7 : 4	IO1_SEL	Selects connection for Pin 1 Default Value: 0
3:0	IO0_SEL	Selects connection for Pin 0 Default Value: 0

0x0: GPIO:

Pin is a regular firmware-controlled I/O

0x1: GPIO_DSI: Reserved 0x2: DSI_DSI: Reserved

0x3: DSI_GPIO: Reserved

0x4: CSD_SENSE:

This feature is not available in this port



8.1.4 HSIOM_PORT_SEL3 (continued)

0x5: CSD_SHIELD:

This feature is not available in this port

0x6: AMUXA:

This feature is not available in this port

0x7: AMUXB:

This feature is not available in this port

Pin-specific Active source #0 (TCPWM overflow, external clock). Available only on certain pins. See the device datasheet for details.

Pin-specific Active source #1 (TCPWM signals - in, line, line_compl, compare_match). Available only on certain pins. See the device datasheet for details.

0xa: ACT_2:

Pin-specific Active source #2 (TCPWM underflow). Available only on certain pins. See the device datasheet for details.

0xb: ACT_3:

Reserved

0xc: LCD_COM:

Reserved

0xc: DS_0: Reserved

0xd: LCD_SEG:

Reserved

0xd: DS 1:

Reserved

0xe: DS 2:

Pin-specific Deep-Sleep source #0 (I2C). Available only on certain pins. See the device datasheet for details.

0xf: DS_3:

Pin-specific Deep-Sleep source #1 (SWD). Available only on certain pins. See the device datasheet for details.

9 PERI Registers



This section discusses the PERI registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

9.1 PERI Register Mapping Details

Register Name	Address
PERI_DIV_CMD	0x40010000
PERI_PCLK_CTL0	0x40010100
PERI_PCLK_CTL1	0x40010104
PERI_PCLK_CTL2	0x40010108
PERI_PCLK_CTL3	0x4001010C
PERI_DIV_16_CTL0	0x40010300
PERI_DIV_16_CTL1	0x40010304
PERI_DIV_16_CTL2	0x40010308
PERI_DIV_16_CTL3	0x4001030C



9.1.1 PERI_DIV_CMD

Divider command register Address: 0x40010000 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	W			F	W		
HW Access	F	₹				R		
Name	SEL_TY	'PE [7:6]			SEL_C	DIV [5:0]		
Bits	15	14	13	12	11	10	9	8
SW Access	RW				F	W	'	
HW Access	R			R				
Name	PA_SEL_TYPE [15:14]		PA_SEL_DIV [13:8]					
Bits	23	22	21	20	19	18	17	16
SW Access				No	one		'	
HW Access		None						
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	RW1C	RW1C	None					
Name	ENABLE	DISABLE None [29:24]						

Bits Name Description



9.1.1 PERI_DIV_CMD (continued)

31	ENABLE

Clock divider enable command (mutually exclusive with DISABLE). Typically, SW sets this field to '1' to enable a divider and HW sets this field to '0' to indicate that divider enabling has completed. When a divider is enabled, its integer and fractional (if present) counters are initialized to "0". If a divider is to be re-enabled using different integer and fractional divider values, the SW should follow these steps:

- 0: Disable the divider using the DIV_CMD.DISABLE field.
- 1: Configure the divider's DIV_XXX_CTL register.
- 2: Enable the divider using the DIV CMD ENABLE field.

The SEL_DIV and SEL_TYPE fields specify which divider is to be enabled. The enabled divider may be phase aligned to either "clk_hf" (typical usage) or to ANY enabled divider.

The PA_SEL_DIV and P_SEL_TYPE fields specify the reference divider.

The HW sets the ENABLE field to '0' when the enabling is performed and the HW set the DIV_XXX_CTL.EN field of the divider to '1' when the enabling is performed. Note that enabling with phase alignment to a low frequency divider takes time. E.g. To align to a divider that generates a clock of "clk_hf"/n (with n being the integer divider value INT_DIV+1), up to n cycles may be required to perform alignment. Phase alignment to "clk_hf" takes affect immediately. SW can set this field to '0' during phase alignment to abort the enabling process.

Default Value: 0

30 DISABLE

Clock divider disable command (mutually exlusive with ENABLE). SW sets this field to '1' and HW sets this field to '0'.

The SEL_DIV and SEL_TYPE fields specify which divider is to be disabled.

The HW sets the DISABLE field to '0' immediately and the HW sets the DIV_XXX_CTL.EN field of the divider to '0' immediately.

Default Value: 0

15:14 PA_SEL_TYPE

Specifies the divider type of the divider to which phase alignment is performed for the clock enable command:

0: 8.0 (integer) clock dividers.1: 16.0 (integer) clock dividers.2: 16.5 (fractional) clock dividers.3: 24.5 (fractional) clock dividers.

Default Value: 3

13:8 PA_SEL_DIV

(PA_SEL_TYPE, PA_SEL_DIV) pecifies the divider to which phase alignment is performed for the clock enable command. Any enabled divider can be used as reference. This allows all dividers to be aligned with each other, even when they are enabled at different times.

If PA_SEL_DIV is "63" and "PA_SEL_TYPE" is "3", "clk_hf" is used as reference. Default Value: 63

7:6 SEL_TYPE

Specifies the divider type of the divider on which the command is performed:

0: 8.0 (integer) clock dividers.1: 16.0 (integer) clock dividers.2: 16.5 (fractional) clock dividers.3: 24.5 (fractional) clock dividers.

Default Value: 3

5:0 SEL_DIV

(SEL_TYPE, SEL_DIV) specifies the divider on which the command (DISABLE/ENABLE) is performed.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock signal(s) are generated.

Default Value: 63



9.1.2 PERI_PCLK_CTL0

Programmable clock control register

Address: 0x40010100
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R'	W		No	ne		RW	
HW Access	F	२		No	one		R	
Name	SEL_TY	PE [7:6]		None	e [5:2]		SEL_C	IV [1:0]
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne		'	
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
1:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.



9.1.3 PERI_PCLK_CTL1

Programmable clock control register

Address: 0x40010104 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R'	W		None				RW	
HW Access	F	२		No	one		R		
Name	SEL_TY	PE [7:6]		None	e [5:2]		SEL_C	IV [1:0]	
Bits	15	14	13	12	11	10	9	8	
SW Access			'	No	ne		'		
HW Access				No	one				
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access	None								
Name				None	[31:24]				

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
1:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.



9.1.4 PERI_PCLK_CTL2

Programmable clock control register

Address: 0x40010108 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R	W		None				RW	
HW Access	F	२		No	one			R	
Name	SEL_TY	PE [7:6]		None	e [5:2]		SEL_DIV [1:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne				
HW Access				No	one				
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access		None							
HW Access				No	one				
Name		None [23:16]							
Bits	31	30	29	28	27	26	25	24	
SW Access		None							
HW Access	None								
Name				None	[31:24]				

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
1:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.



9.1.5 PERI_PCLK_CTL3

Programmable clock control register

Address: 0x4001010C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R'	W		No	ne		RW	
HW Access	F	२		No	one		R	
Name	SEL_TY	PE [7:6]		None	e [5:2]		SEL_C	IV [1:0]
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne		'	
HW Access		None						
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name		None [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
7:6	SEL_TYPE	Specifies divider type: 0: 8.0 (integer) clock dividers. 1: 16.0 (integer) clock dividers. 2: 16.5 (fractional) clock dividers. 3: 24.5 (fractional) clock dividers. Default Value: 3
1:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE.

If SEL_DIV is "63" and "SEL_TYPE" is "3" (default/reset value), no divider is specified and no clock control signal(s) are generated.



9.1.6 PERI_DIV_16_CTL0

Divider control register (for 16.0 divider)

Address: 0x40010300 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access				F	₹			
Name		INT16_DIV [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

sitioning from DeepSleep to Active power mode.

Default Value: 0

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



9.1.7 PERI_DIV_16_CTL1

Divider control register (for 16.0 divider)

Address: 0x40010304 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access				F	₹			
Name		INT16_DIV [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

sitioning from DeepSleep to Active power mode.

Default Value: 0

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-



9.1.8 PERI_DIV_16_CTL2

Divider control register (for 16.0 divider)

Address: 0x40010308 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access				R	W			
HW Access				F	२			
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W		'	
HW Access				F	२			
Name		INT16_DIV [23:16]						
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

sitioning from DeepSleep to Active power mode.

Default Value: 0

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after tran-

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



9.1.9 PERI_DIV_16_CTL3

Divider control register (for 16.0 divider)

Address: 0x4001030C Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access				None				RW
Name				None [7:1]				EN
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access				ſ	R			
Name	INT16_DIV [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				ſ	R			
Name				INT16_D	IV [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 8	INT16_DIV	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536]. Note: this type of divider does NOT allow for a fractional division.
		For the generation of a divided clock, the integer division range is restricted to [2, 65,536].
		For the generation of a $50/50\%$ duty cycle digital divided clock, the integer division range is restricted to even numbers in the range [2, $65,536$]. The generation of a $50/50\%$ duty cycle analog divided clock has no restrictions.
		Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to "0" when transitioning from DeepSleep to Active power mode. Default Value: 0
0	EN	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.

Note that this field is retained. As a result, the divider does NOT have to be re-enabled after transitioning from DeepSleep to Active power mode.

Default Value: 0

10 SCB Registers



This section discusses the SCB registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

10.1 SCB Register Mapping Details

Register Name	Address
SCB_CTRL	0x40060000
SCB_STATUS	0x40060004
SCB_I2C_CTRL	0x40060060
SCB_I2C_STATUS	0x40060064
SCB_I2C_M_CMD	0x40060068
SCB_I2C_S_CMD	0x4006006C
SCB_I2C_CFG	0x40060070
SCB_TX_CTRL	0x40060200
SCB_TX_FIFO_CTRL	0x40060204
SCB_TX_FIFO_STATUS	0x40060208
SCB_TX_FIFO_WR	0x40060240
SCB_RX_CTRL	0x40060300
SCB_RX_FIFO_CTRL	0x40060304
SCB_RX_FIFO_STATUS	0x40060308
SCB_RX_MATCH	0x40060310
SCB_RX_FIFO_RD	0x40060340
SCB_RX_FIFO_RD_SILENT	0x40060344
SCB_EZ_DATA0	0x40060400
SCB_EZ_DATA1	0x40060404
SCB_EZ_DATA2	0x40060408
SCB_EZ_DATA3	0x4006040C
SCB_EZ_DATA4	0x40060410
SCB_EZ_DATA5	0x40060414
SCB_EZ_DATA6	0x40060418
SCB_EZ_DATA7	0x4006041C
SCB_EZ_DATA8	0x40060420
SCB_EZ_DATA9	0x40060424



Register Name	Address
SCB_EZ_DATA10	0x40060428
SCB_EZ_DATA11	0x4006042C
SCB_EZ_DATA12	0x40060430
SCB_EZ_DATA13	0x40060434
SCB_EZ_DATA14	0x40060438
SCB_EZ_DATA15	0x4006043C
SCB_EZ_DATA16	0x40060440
SCB_EZ_DATA17	0x40060444
SCB_EZ_DATA18	0x40060448
SCB_EZ_DATA19	0x4006044C
SCB_EZ_DATA20	0x40060450
SCB_EZ_DATA21	0x40060454
SCB_EZ_DATA22	0x40060458
SCB_EZ_DATA23	0x4006045C
SCB_EZ_DATA24	0x40060460
SCB_EZ_DATA25	0x40060464
SCB_EZ_DATA26	0x40060468
SCB_EZ_DATA27	0x4006046C
SCB_EZ_DATA28	0x40060470
SCB_EZ_DATA29	0x40060474
SCB_EZ_DATA30	0x40060478
SCB_EZ_DATA31	0x4006047C
SCB_INTR_CAUSE	0x40060E00
SCB_INTR_I2C_EC	0x40060E80
SCB_INTR_I2C_EC_MASK	0x40060E88
SCB_INTR_I2C_EC_MASKED	0x40060E8C
SCB_INTR_M	0x40060F00
SCB_INTR_M_SET	0x40060F04
SCB_INTR_M_MASK	0x40060F08
SCB_INTR_M_MASKED	0x40060F0C
SCB_INTR_S	0x40060F40
SCB_INTR_S_SET	0x40060F44
SCB_INTR_S_MASK	0x40060F48
SCB_INTR_S_MASKED	0x40060F4C
SCB_INTR_TX	0x40060F80
SCB_INTR_TX_SET	0x40060F84
SCB_INTR_TX_MASK	0x40060F88
SCB_INTR_TX_MASKED	0x40060F8C
SCB_INTR_RX	0x40060FC0
SCB_INTR_RX_SET	0x40060FC4
SCB_INTR_RX_MASK	0x40060FC8
SCB_INTR_RX_MASKED	0x40060FCC



10.1.1 SCB_CTRL

Generic control register.
Address: 0x40060000
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None				RW				
HW Access	ii .	No	one			F	₹			
Name		None	e [7:4]			OVS	[3:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None RW RW						RW		
HW Access	ii .	No	one		R	R	R	R		
Name		None [15:12]				EZ_MODE	EC_OP_M ODE	EC_AM_M ODE		
Bits	23	22	21	20	19	18	17	16		
SW Access			N	lone	·		RW	RW		
HW Access	ii .		N	lone			R	R		
Name								ADDR_ACC		
Bits	31	30	29	28	27	26	25	24		
SW Access	RW	None RW					W			
HW Access	R	None R					R			
		None [30:26] MODE [25:24]								

Bits	Name	Description
31	ENABLED	Program CTRL to enable IP, select the specific operation mode and oversampling factor. When the IP is enabled, no control information should be changed. Changes should be made AFTER disabling the IP, e.g. to go from externally to internally clocked. The change takes effect after the IP is re-enabled. Note that disabling the IP will cause re-initialization of the design and associated state is lost (e.g. FIFO content). Default Value: 0
25 : 24	MODE	Mode of operation (3: Reserved) Default Value: 3
		0x0: I2C: Inter-Integrated Circuits (I2C) mode.
		0x1: SPI: Reserved
		0x2: UART:

Reserved



10.1.1 SCB_CTRL (continued)

17	BLOCK	Only used in externally clocked mode. If the externally clocked logic and the MMIO SW accesses to EZ memory coincide/collide, this bit determines whether a SW access should block and result in bus wait states ('BLOCK is 1') or not (BLOCK is '0'). IF BLOCK is 0 and the accesses collide, MMIO read operations return 0xffff:ffff and MMIO write operations are ignored. Colliding accesses are registered as interrupt causes: field BLOCKED of MMIO registers INTR_TX and INTR_RX. Default Value: 0
16	ADDR_ACCEPT	Determines whether a received matching address is accepted in the RX FIFO ('1') or not ('0').
		This field is used to allow the slave to put the received slave address or general call address in the RX FIFO. Note that a received matching address is put in the RX FIFO when ADDR_ACCEPT is '1' for both I2C read and write transfers.
		Default Value: 0
11	BYTE_MODE	Determines the number of bits per FIFO data element: '0': 16-bit FIFO data elements. '1': 8-bit FIFO data elements. This mode doubles the amount of FIFO entries, but TX_CTRL.DATA_WIDTH and RX_CTRL.DATA_WIDTH are restricted to [0, 7]. Default Value: 0
10	EZ_MODE	Non EZ mode ('0') or EZ mode ('1'). In EZ mode, a meta protocol is applied to the serial interface protocol. This meta protocol adds meaning to the data frames transferred by the serial interface protocol: a data frame can represent a memory address, a write memory data element or a read memory data element. In EZ mode, the slave can read from and write to an addressable memory structure of 32 bytes. In EZ mode, data frames should 8-bit in size and should be transmitted and received with the Most Significant Bit (MSB) first. Default Value: 0
9	EC_OP_MODE	Internally clocked mode ('0') or externally clocked mode ('1') operation. In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked operation mode is only used in slave mode AND EZ mode.
		Default Value: 0
8	EC_AM_MODE	Internally clocked mode ('0') or externally clocked mode ('1') address matching . In internally clocked mode, the serial interface protocols run off the peripheral clock. In externally clocked mode, the serial interface protocols run off the clock as provided by the serial interface. Externally clocked mode is only used in slave mode.
		Default Value: 0
3:0	OVS	Reserved Default Value: 15



10.1.2 SCB_STATUS

Generic status register.
Address: 0x40060004
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None							R
HW Access				None				W
Name				None [7:1]				EC_BUS
Bits	15	14	13	12	11	10	9	8
SW Access				No	one			
HW Access				No	one			
Name		None [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access		None						
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name
0	FC BUSY

Description

Inidicates whether the externally clocked logic is potentially accessing the EZ memory (this is only possible in EZ mode). This bit can be used by SW to determine whether it is safe to issue a SW access to the EZ memory (without bus wait states (a blocked SW access) or bus errors being generated). Note that the INTR_TX.BLOCKED and INTR_RX.BLOCKED interrupt causes are used to indicate whether a SW access was actually blocked by externally clocked logic. Default Value: Undefined

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



10.1.3 SCB_I2C_CTRL

I2C control register.

Address: 0x40060060

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	<u> </u>	l R		· ·	RW			
HW Access	1	F	₹			I	R	
Name		LOW_PHAS	E_OVS [7:4]	_OVS [7:4] HIGH_PHASE_OVS [3			SE_OVS [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	RW	RW	RW	RW	RW	None	RW	RW
HW Access	R	R	R	R	R	None	R	R
Name	S_NOT_RE ADY_DATA _NACK	S_NOT_RE ADY_ADDR _NACK	S_READY_ DATA_ACK	S_READY_ ADDR_ACK	S_GENERA L_IGNORE	None	M_NOT_RE ADY_DATA _NACK	M_READY_ DATA_ACK
Bits	23	22	21	20	19	18	17	16
SW Access	None RW					RW		
HW Access	None R					R		
Name				None [23:17]				LOOPBACK
Bits	31	30	29	28	27	26	25	24
SW Access	RW	RW	None					
HW Access	R	R	None					
Name	MASTER_ MODE	SLAVE_MO DE	None [29:24]					

Bits	Name	Description
31	MASTER_MODE	Master mode enabled ('1') or not ('0'). Note that both master and slave modes can be enabled at the same time. This allows the IP to address itself. Default Value: 0
30	SLAVE_MODE	Slave mode enabled ('1') or not ('0'). Default Value: 0
16	LOOPBACK	Local loopback control (does NOT affect the information on the pins). Only applicable in master/slave mode. When '0', the I2C SCL and SDA lines are connected to the I2C SCL and SDA pins. When '1', I2C SCL and SDA lines are routed internally in the peripheral, and as a result unaffected by other I2C devices. This allows a SCB I2C peripheral to address itself. Default Value: 0
15	S_NOT_READY_DATA_N ACK	For internally clocked logic only. Only used when: - non EZ mode. Functionality is as follows: - 1: a received data element byte the slave is immediately NACK'd when the receiver FIFO is full.

- 0: clock stretching is performed (till the receiver FIFO is no longer full).

Default Value: 1



10.1.3 SCB_I2C_CTRL (continued)

14	S_NOT_READY_ADDR_ NACK	For internally clocked logic (EC_AM is '0' and EC_OP is '0') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when: - EC_AM is '0', EC_OP is '0' and non EZ mode. Functionality is as follows: - 1: a received (matching) slave address is immediately NACK'd when the receiver FIFO is full. - 0: clock stretching is performed (till the receiver FIFO is no longer full).
		For externally clocked logic (EC_AM is '1') on an address match or general call address (and S_GENERAL_IGNORE is '0'). Only used when (NOT used when EC_AM is '1' and EC_OP is '1' and address match and EZ mode): - EC_AM is '1' and EC_OP is '0'. - EC_AM is '1' and general call address match. - EC_AM is '1' and non EZ mode. Functionality is as follows:
		 - 1: a received (matching or general) slave address is always immediately NACK'd. There are two possibilities: 1). the internally clocked logic is enabled (we are in Active system power mode) and it handles the rest of the current transfer. In this case the I2C master will not observe the NACK. 2). the internally clocked logic is not enabled (we are in DeepSleep system power mode). In this case the I2C master will observe the NACK and may retry the transfer in the future (which gives the internally clocked logic the time to wake up from DeepSleep system power mode). - 0: clock stretching is performed (till the internally clocked logic takes over). The internally clocked logic will handle the ongoing transfer as soon as it is enabled. Default Value: 1
13	S_READY_DATA_ACK	When '1', a received data element by the slave is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
12	S_READY_ADDR_ACK	When '1', a received (matching) slave address is immediately ACK'd when the receiver FIFO is not full. In EZ mode, this field should be set to '1'. Default Value: 1
11	S_GENERAL_IGNORE	When '1', a received general call slave address is immediately NACK'd (no ACK or clock stretching) and treated as a non matching slave address. This is useful for slaves that do not need any data supplied within the general call structure. Default Value: 1
9	M_NOT_READY_DATA_ NACK	When '1', a received data element byte the master is immediately NACK'd when the receiver FIFO is full. When '0', clock stretching is used instead (till the receiver FIFO is no longer full). Default Value: 1
8	M_READY_DATA_ACK	When '1', a received data element by the master is immediately ACK'd when the receiver FIFO is not full. Default Value: 1
7:4	LOW_PHASE_OVS	Serial I2C interface low phase oversampling factor. LOW_PHASE_OVS + 1 peripheral clock pe-

filtering and [6, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular (no stretching) interface (IF) low time to guarantee functional correct behavior. With input signal median filtering, the IF low time should be >= 8 IP clock cycles and <= 16 IP clock cycles. Without input signal median filtering, the IF low time should be >= 7 IP clock cycles and <= 16 IP clock cycles.

riods constitute the low phase of a bit period. The valid range is [7, 15] with input signal median

Default Value: 8



10.1.3 SCB_I2C_CTRL (continued)

3:0 HIGH_PHASE_OVS Serial I2C interface high phase oversampling factor. HIGH_PHASE_OVS + 1 peripheral clock periods constitute the high phase of a bit period. The valid range is [5, 15] with input signal median filtering and [4, 15] without input signal median filtering.

The field is only used in master mode. In slave mode, the field is NOT used. However, there is a frequency requirement for the IP clock wrt. the regular interface (IF) high time to guarantee functional correct behavior. With input signal median filtering, the IF high time should be >= 6 IP clock cycles and <= 16 IP clock cycles. Without input signal median filtering, the IF high time should be >= 5 IP clock cycles and <= 16 IP clock cycles. Default Value: 8



10.1.4 SCB_I2C_STATUS

I2C status register.
Address: 0x40060064
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	No	ne	R	R	N	one	R	R
HW Access	No	ne	W	W	N	one	W	W
Name	None	e [7:6]	M_READ	S_READ	None [3:2] I2C_EC_SY		I2C_EC_BU SY	BUS_BUS
Bits	15	14	13	12	11	10	9	8
SW Access				F	₹			
HW Access	W							
Name	CURR_EZ_ADDR [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	R							
HW Access		W						
Name				BASE_EZ_A	ADDR [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
23 : 16	BASE_EZ_ADDR	I2C slave base EZ address. Address as provided by an I2C write transfer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable, as clock domain synchronization is not performed in the design. Default Value: Undefined
15 : 8	CURR_EZ_ADDR	I2C slave current EZ address. Current address pointer. This field is only reliable in internally clocked mode. In externally clocked mode the field may be unreliable (during an ongoing transfer when I2C_EC_BUSY is '1'), as clock domain synchronization is not performed in the design. Default Value: Undefined
5	M_READ	I2C master read transfer ('1') or I2C master write transfer ('0'). When the I2C master is inactive/idle or transmitting START, REPEATED START, STOP or an address, this field is '0". Default Value: 0
4	S_READ	I2C slave read transfer ('1') or I2C slave write transfer ('0'). When the I2C slave is inactive/idle or receiving START, REPEATED START, STOP or an address, this field is '0". Default Value: 0



10.1.4 SCB_I2C_STATUS (continued)

1 I2C_EC_BUSY Inidicates whether the externally clocked logic is potentially accessing the EZ memory and/or up-

dating BASE_ADDR or CURR_ADDR (this is only possible in EZ mode). This bit can be used by

SW to determine whether BASE_ADDR and CURR_ADDR are reliable.

Default Value: Undefined

0 BUS_BUSY I2C bus is busy. The bus is considered busy ('1'), from the time a START is detected or from the

time the SCL line is '0'. The bus is considered idle ('0'), from the time a STOP is detected. If the IP is disabled, BUS_BUSY is '0'. After enabling the IP, it takes time for the BUS_BUSY to detect a busy bus. This time is the maximum high time of the SCL line. For a 100 kHz interface frequen-

cy, this maximum high time may last roughly 5 us (half a bit period).

For single master systems, BUS_BUSY does not have to be used to detect an idle bus before a

master starts a transfer using I2C_M_CMD.M_START (no bus collisions).

For multi-master systems, BUS_BUSY can be used to detect an idle bus before a master starts a transfer using I2C_M_CMD.M_START_ON_IDLE (to prevent bus collisions).

Default Value: 0



10.1.5 SCB_I2C_M_CMD

I2C master command register.

Address: 0x40060068
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None		RW	RW	RW	RW	RW
HW Access		None		RW1C	RW1C	RW1C	RW1C	RW1C
Name	None [7:5]			M_STOP	M_NACK	M_ACK	M_START_ ON_IDLE	M_START
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	one			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access		None						
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		None						
HW Access	None							
Name				None	[31:24]			

Bits	Name	Description
4	M_STOP	When '1', attempt to transmit a STOP. When this action is performed, the hardware sets this field to '0'. This command has a higher priority than I2C_M_CMD.M_START: in situations where both a STOP and a REPEATED START could be transmitted, M_STOP takes precedence over M_START. Default Value: 0
3	M_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
2	M_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. Default Value: 0
1	M_START_ON_IDLE	When '1', transmit a START as soon as the bus is idle (I2C_STATUS.BUS_BUSY is '0', note that BUSY has a default value of '0'). For bus idle detection the hardware relies on STOP detection. As a result, bus idle detection is only functional after at least one I2C bus transfer has been detected on the bus (default/reset value of BUSY is '0') . A START is only transmitted when the master state machine is in the default state. When this action is performed, the hardware sets this field to '0'. Default Value: 0



10.1.5 SCB_I2C_M_CMD (continued)

0 M_START

When '1', transmit a START or REPEATED START. Whether a START or REPEATED START is transmitted depends on the state of the master state machine. A START is only transmitted when the master state machine is in the default state. A REPEATED START is transmitted when the master state machine is not in the default state, but is working on an ongoing transaction. The REPEATED START can only be transmitted after a NACK or ACK has been received for a transmitted data element or after a NACK has been transmitted for a received data element. When this action is performed, the hardware sets this field to '0'. Default Value: 0



10.1.6 SCB_I2C_S_CMD

I2C slave command register.

Address: 0x4006006C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			No	ne			RW	RW		
HW Access			No	ne			RW1C	RW1C		
Name			None	e [7:2]			S_NACK	S_ACK		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne		'			
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits	Name	Description
1	S_NACK	When '1', attempt to transmit a negative acknowledgement (NACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). This command has a higher priority than I2C_S_CMD.S_ACK, I2C_CTRL.S_READY_ADDR_ACK or I2C_CTRL.S_READY_DATA_ACK. Default Value: 0
0	S_ACK	When '1', attempt to transmit an acknowledgement (ACK). When this action is performed, the hardware sets this field to '0'. In EZ mode, this field should be set to '0' (it is only to be used in non EZ mode). Default Value: 0



10.1.7 SCB_I2C_CFG

I2C configuration register.
Address: 0x40060070
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None			None		RW	
HW Access		None		R	No	ne	R	
Name		None [7:5]		SDA_IN_FI LT_SEL	None	: [3:2]	SDA_IN_FIL	T_TRIM [1:0]
Bits	15	14	13	12	11	10	9	8
SW Access	None			RW	No	ne	R	W
HW Access	None			R	None		R	
Name	None [15:13]		SCL_IN_FIL T_SEL		None [11:10]		SCL_IN_FILT_TRIM [9:8]	
Bits	23	22	21	20	19	18	17	16
SW Access	No	ne	RW		RW		R	W
HW Access	No	ne	R		R		R	
Name	None	[23:22]		FILT2_TRIM :20]	SDA_OUT_ [19	FILT1_TRIM :18]		FILTO_TRIM :16]
Bits	31	30	29	28	27	26	25	24
SW Access	No	ne	R	W	None			
HW Access	No	ne	1	R		No	one	
Name	None	[31:30]	_	_FILT_SEL :28]	None [27:24]			

Bits	Name	Description
29:28	SDA_OUT_FILT_SEL	Selection of cumulative "i2c_sda_out" filter delay: "0": 0 ns. "1": 50 ns (filter 0 enabled). "2": 100 ns (filters 0 and 1 enabled). "3": 150 ns (filters 0, 1 and 2 enabled). Default Value: 0
21 : 20	SDA_OUT_FILT2_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 2. Default Value: 2
19 : 18	SDA_OUT_FILT1_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 1. Default Value: 2
17 : 16	SDA_OUT_FILTO_TRIM	Trim bits for "i2c_sda_out" 50 ns filter 0. Default Value: 2



10.1.7 SCB_I2C_CFG (continued)

12	SCL_IN_FILT_SEL	Selection of "i2c_scl_in" filter delay: '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
9:8	SCL_IN_FILT_TRIM	Trim bits for "i2c_scl_in" 50 ns filter. Default Value: 0
4	SDA_IN_FILT_SEL	Selection of "i2c_sda_in" filter delay: '0': 0 ns. '1: 50 ns (filter enabled). Default Value: 1
1:0	SDA_IN_FILT_TRIM	Trim bits for "i2c_sda_in" 50 ns filter. Default Value: 3



10.1.8 SCB_TX_CTRL

Transmitter control register.
Address: 0x40060200
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one		RW			
HW Access		No	one			ļ	R	
Name		None [7:4]				DATA_W	IDTH [3:0]	
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:9]							MSB_FIRS T
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			<u>'</u>
HW Access				No	ne			
Name				None	[31:24]			

Bits	Name	Description
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the amount of bits in a transmitted data frame. This number does not include start, parity and stop bits. The only valid value is 7. Default Value: 7



10.1.9 SCB_TX_FIFO_CTRL

Transmitter FIFO control register.

Address: 0x40060204 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	ne			RW				
HW Access		No	one				R			
Name		None	e [7:4]			TRIGGER_	LEVEL [3:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			No	ne			RW	RW		
HW Access			No	ne			R	R		
Name			None	[23:18]			FREEZE	CLEAR		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
17	FREEZE	When '1', hardware reads from the transmitter FIFO do not remove FIFO entries. Freeze will not advance the TX FIFO read pointer. Default Value: 0
16	CLEAR	When '1', the transmitter FIFO and transmitter shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries than the number of this field, a transmitter trigger event is generated. Default Value: 0



10.1.10 SCB_TX_FIFO_STATUS

Transmitter FIFO status register.

Address: 0x40060208 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None			R				
HW Access	ii .	None				W			
Name	None [7:5]					USED [4:0]			
Bits	15	14	14 13 12 11 10					8	
SW Access	R				None				
HW Access	W					None			
Name	SR_VALID				None [14:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne	'	R				
HW Access	ii .	No	one		W				
Name		None	[23:20]			RD_PTI	R [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access		No	ne		R				
HW Access	ii ii	None			W				
	None None [31:28]			WR_PTR [27:24]					

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read by the hardware. Default Value: 0
15	SR_VALID	Indicates whether the TX shift registers holds a valid data frame ('1') or not ('0'). The shift register can be considered the top of the TX FIFO (the data frame is not included in the USED field of the TX FIFO). The shift register is a working register and holds the data frame that is currently transmitted (when the protocol state machine is transmitting a data frame) or the data frame that is transmitted next (when the protocol state machine is not transmitting a data frame). Default Value: 0
4:0	USED	Amount of enties in the transmitter FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



10.1.11 SCB_TX_FIFO_WR

Transmitter FIFO write register.

Address: 0x40060240 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	W										
HW Access				F	?						
Name				DATA	[7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		W									
HW Access	R										
Name	DATA [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31.241						

Bits	Name	Description

15:0 DATA Data f

Data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A write to a full TX FIFO sets INTR_TX.OVERFLOW to '1'. Default Value: 0



10.1.12 SCB_RX_CTRL

Receiver control register.
Address: 0x40060300
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		No	one			F	RW	
HW Access		No	one				R	
Name	None [7:4]				DATA_W	IDTH [3:0]		
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access	None						R	R
Name		None [15:10]					MEDIAN	MSB_FIR
Bits	23	22	21	20	19	18	17	16
SW Access				No	one			
HW Access				N	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
9	MEDIAN	Median filter. When '1', a digital 3 taps median filter is performed on input interface lines. This filter should reduce the susceptability to errors. However, its requires higher oversampling values. Default Value: 0
8	MSB_FIRST	Least significant bit first ('0') or most significant bit first ('1'). For I2C, this field should be '1'. Default Value: 1
3:0	DATA_WIDTH	Dataframe width. DATA_WIDTH + 1 is the expected amount of bits in received data frame. This number does not include start, parity and stop bits. The only valid value is 7. Default Value: 7



10.1.13 SCB_RX_FIFO_CTRL

Receiver FIFO control register.

Address: 0x40060304 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	one			RW				
HW Access		No	one			ļ	R			
Name		None [7:4] TRIGGER_LE				LEVEL [3:0]				
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access			No	one			RW	RW		
HW Access			No	one			R	R		
Name			None	[23:18]			FREEZE	CLEAR		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
17	FREEZE	When '1', hardware writes to the receiver FIFO have no effect. Freeze will not advance the RX FIFO write pointer. Default Value: 0
16	CLEAR	When '1', the receiver FIFO and receiver shift register are cleared/invalidated. Invalidation will last for as long as this field is '1'. If a quick clear/invalidation is required, the field should be set to '1' and be followed by a set to '0'. If a clear/invalidation is required for an extended time period, the field should be set to '1' during the complete time period. Default Value: 0
3:0	TRIGGER_LEVEL	Trigger level. When the receiver FIFO has more entries than the number of this field, a receiver trigger event is generated. Default Value: 0



10.1.14 SCB_RX_FIFO_STATUS

Receiver FIFO status register.

Address: 0x40060308 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None			R				
HW Access	ii .	None				W			
Name		None [7:5]				USED [4:0]			
Bits	15	14	13	12	11	10	9	8	
SW Access	R				None				
HW Access	W				None				
Name	SR_VALID				None [14:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access		No	ne	'	R				
HW Access	ii .	No	one		W				
Name		None	[23:20]			RD_PTI	R [19:16]		
Bits	31	30	29	28	27	26	25	24	
SW Access		No	ne		R				
HW Access	ii ii	No	one		W				
		None None [31:28]			WR_PTR [27:24]				

Bits	Name	Description
27 : 24	WR_PTR	FIFO write pointer: FIFO location at which a new data frame is written by the hardware. Default Value: 0
19 : 16	RD_PTR	FIFO read pointer: FIFO location from which a data frame is read. Default Value: 0
15	SR_VALID	Indicates whether the RX shift registers holds a (partial) valid data frame ('1') or not ('0'). The shift register can be considered the bottom of the RX FIFO (the data frame is not included in the USED field of the RX FIFO). The shift register is a working register and holds the data frame that is currently being received (when the protocol state machine is receiving a data frame). Default Value: 0
4:0	USED	Amount of enties in the receiver FIFO. The value of this field ranges from 0 to FF_DATA_NR. Default Value: 0



10.1.15 SCB_RX_MATCH

Slave address and mask register.

Address: 0x40060310 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access				F	₹						
Name				ADDF	R [7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				R'	W						
HW Access				F	₹						
Name				MASK	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits	Name	Description
23 : 16	MASK	Slave device address mask. This field is a mask that specifies which of the ADDR field bits in the ADDR field take part in the matching of the slave address: MATCH = ((ADDR & MASK) == ("slave address" & MASK)). Default Value: 0
7:0	ADDR	Slave device address.

In I2C slave mode, only bits 7 down to 1 are used. This reflects the organization of the first transmitted byte in a I2C transfer: the first 7 bits represent the address of the addressed slave, and

the last 1 bit is a read/write indicator ('0': write, '1': read).

Default Value: 0



10.1.16 SCB_RX_FIFO_RD

Receiver FIFO read register.

Address: 0x40060340 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				V	V						
Name				DATA	[7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access	R										
HW Access		W									
Name	DATA [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None [[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None [31:241						

Bits	Name	
15 : 0	DATA	

Description

Data read from the receiver FIFO. Reading a data frame will remove the data frame from the FIFO; i.e. behavior is similar to that of a POP operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

This register has a side effect when read by software: a data frame is removed from the FIFO. This may be undesirable during debug; i.e. a read during debug should NOT have a side effect. To this end, the IP uses the AHB-Lite "hmaster[0]" input signal. When this signal is '1' in the address cycle of a bus transfer, a read transfer will not have a side effect. As a result, a read from this register will not remove a data frame from the FIFO. As a result, a read from this register behaves as a read from the SCB_RX_FIFO_RD_SILENT register.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'. Default Value: Undefined



10.1.17 SCB_RX_FIFO_RD_SILENT

Receiver FIFO read register.

Address: 0x40060344
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access				V	V						
Name				DATA	[7:0]						
Bits	15	15 14 13 12 11 10 9 8									
SW Access		R									
HW Access		W									
Name	DATA [15:8]										
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31.241						

Bits	Name	Description

15:0 DATA

Data read from the receiver FIFO. Reading a data frame will NOT remove the data frame from the FIFO; i.e. behavior is similar to that of a PEEK operation. Note that when CTRL.BYTE_MODE is '1', only DATA[7:0] are used.

A read from an empty RX FIFO sets INTR_RX.UNDERFLOW to '1'.



10.1.18 SCB_EZ_DATA0

Memory buffer registers.
Address: 0x40060400
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access				R	W							
Name				EZ_DA	TA [7:0]							
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name		None [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				No	ne							
HW Access				No	ne							
Name				None	23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		None										
HW Access				No	ne							
Name				None	31.241							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.19 SCB_EZ_DATA1

Memory buffer registers.
Address: 0x40060404
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access				R	W							
Name				EZ_DA	TA [7:0]							
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name		None [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				No	ne							
HW Access				No	ne							
Name				None	23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		None										
HW Access				No	ne							
Name				None	31.241							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.20 SCB_EZ_DATA2

Memory buffer registers.
Address: 0x40060408
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access				R	W							
Name				EZ_DA	TA [7:0]							
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name		None [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				No	ne							
HW Access				No	ne							
Name				None	23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		None										
HW Access				No	ne							
Name				None	31.241							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.21 SCB_EZ_DATA3

Memory buffer registers.
Address: 0x4006040C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W	•				
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.22 SCB_EZ_DATA4

Memory buffer registers.
Address: 0x40060410
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.23 SCB_EZ_DATA5

Memory buffer registers.
Address: 0x40060414
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access				R'	W							
Name				EZ_DA	TA [7:0]							
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name		None [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				No	one							
HW Access				No	one							
Name				None [[23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		None										
HW Access				No	one							
Name				None [[31:24]							

Bits	Name	Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.24 SCB_EZ_DATA6

Memory buffer registers.
Address: 0x40060418
Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access				R	W							
Name				EZ_DA	TA [7:0]							
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name		None [15:8]										
Bits	23	22	21	20	19	18	17	16				
SW Access				No	ne							
HW Access				No	ne							
Name				None	23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		None										
HW Access				No	ne							
Name				None	31.241							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.25 SCB_EZ_DATA7

Memory buffer registers.
Address: 0x4006041C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.26 SCB_EZ_DATA8

Memory buffer registers.
Address: 0x40060420
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.27 SCB_EZ_DATA9

Memory buffer registers.
Address: 0x40060424
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.28 SCB_EZ_DATA10

Memory buffer registers.
Address: 0x40060428
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne		'			
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.29 SCB_EZ_DATA11

Memory buffer registers.
Address: 0x4006042C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.30 SCB_EZ_DATA12

Memory buffer registers.
Address: 0x40060430
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.31 SCB_EZ_DATA13

Memory buffer registers.
Address: 0x40060434
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne		'			
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.32 SCB_EZ_DATA14

Memory buffer registers.
Address: 0x40060438
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.33 SCB_EZ_DATA15

Memory buffer registers.
Address: 0x4006043C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne	'				
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.34 SCB_EZ_DATA16

Memory buffer registers.
Address: 0x40060440
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne	'				
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.35 SCB_EZ_DATA17

Memory buffer registers.
Address: 0x40060444
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.36 SCB_EZ_DATA18

Memory buffer registers.
Address: 0x40060448
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.37 SCB_EZ_DATA19

Memory buffer registers.
Address: 0x4006044C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne	'				
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.38 SCB_EZ_DATA20

Memory buffer registers.
Address: 0x40060450
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W	•				
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.39 SCB_EZ_DATA21

Memory buffer registers.
Address: 0x40060454
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne		'			
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.40 SCB_EZ_DATA22

Memory buffer registers.
Address: 0x40060458
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	RW							
Name	EZ_DATA [7:0]							
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.41 SCB_EZ_DATA23

Memory buffer registers.
Address: 0x4006045C
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access		None									
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.42 SCB_EZ_DATA24

Memory buffer registers.
Address: 0x40060460
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access		None									
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.43 SCB_EZ_DATA25

Memory buffer registers.
Address: 0x40060464
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.44 SCB_EZ_DATA26

Memory buffer registers.
Address: 0x40060468
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.45 SCB_EZ_DATA27

Memory buffer registers.
Address: 0x4006046C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name	None [31:24]									

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.46 SCB_EZ_DATA28

Memory buffer registers.
Address: 0x40060470
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W		•			
HW Access				R	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None	31.241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.47 SCB_EZ_DATA29

Memory buffer registers.
Address: 0x40060474
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.48 SCB_EZ_DATA30

Memory buffer registers.
Address: 0x40060478
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R	W						
HW Access				R	W						
Name				EZ_DA	TA [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access		None									
Name				None	[31:24]						

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.49 SCB_EZ_DATA31

Memory buffer registers.
Address: 0x4006047C
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				R'	W					
Name				EZ_DA	TA [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None [31:241					

Bits Name Description

7:0 EZ_DATA

Data in buffer memory location. In case of a blocked discarded access, a read access returns 0xffff:ffff and a write access is dropped. Note that the 0xffff:ffff value is unique (not a legal EZ_DATA byte value) and can be detected by SW. Note that a discarded write access can be detected by reading back the written value.



10.1.50 SCB_INTR_CAUSE

Active clocked interrupt signal register

Address: 0x40060E00 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None		R	R	R	R	R		
HW Access		None		W	W	W	W	W		
Name		None [7:5]		I2C_EC	RX	TX	S	М		
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne	'				
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
4	I2C_EC	Externally clock I2C interrupt active ("interrupt_i2c_ec"): INTR_I2C_EC_MASKED != 0. Default Value: 0
3	RX	Receiver interrupt active ("interrupt_rx"): INTR_RX_MASKED != 0. Default Value: 0
2	TX	Transmitter interrupt active ("interrupt_tx"): INTR_TX_MASKED != 0. Default Value: 0
1	S	Slave interrupt active ("interrupt_slave"): INTR_S_MASKED != 0. Default Value: 0
0	М	Master interrupt active ("interrupt_master"): INTR_M_MASKED != 0. Default Value: 0



10.1.51 SCB_INTR_I2C_EC

Externally clocked I2C interrupt request register

Address: 0x40060E80 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		No	one		RW1C	RW1C	RW1C	RW1C			
HW Access		No	one		А	Α	Α	А			
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name		None [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				No	one						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	one						
HW Access		None									
Name				None	[31:24]						

Bits	Name	Description
3	EZ_READ_STOP	STOP detection after a read transfer occurred. Activated on the end of a read transfer (I2C STOP). This event is an indication that a buffer memory location has been read from.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0
2	EZ_WRITE_STOP	STOP detection after a write transfer occurred. Activated on the end of a write transfer (I2C STOP). This event is an indication that a buffer memory location has been written to. For EZ mode: a transfer that only writes the base address does NOT activate this event.
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0
1	EZ_STOP	STOP detection. Activated on the end of a every transfer (I2C STOP).
		Only available for a slave request with an address match, in EZ and CMD_RESP modes, when EC_OP is '1'. Default Value: 0



10.1.51 SCB_INTR_I2C_EC (continued)

0 WAKE_UP Wake up request. Active on incoming slave request (with address match).

Only used when EC_AM is '1'. Default Value: 0



10.1.52 SCB_INTR_I2C_EC_MASK

Externally clocked I2C interrupt mask register

Address: 0x40060E88 Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		No	one		RW	RW	RW	RW				
HW Access		No	one		R	R	R	R				
Name		None [7:4]				EZ_WRITE _STOP	EZ_STOP	WAKE_UP				
Bits	15	14	13	12	11	10	9	8				
SW Access		None										
HW Access		None										
Name				None	[15:8]							
Bits	23	22	21	20	19	18	17	16				
SW Access				No	one							
HW Access				No	one							
Name				None	[23:16]							
Bits	31	30	29	28	27	26	25	24				
SW Access		<u> </u>		No	one							
HW Access				No	one							
Name				None	[31:24]							

Bits	Name	Description
3	EZ_READ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	EZ_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	EZ_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	WAKE_UP	Mask bit for corresponding bit in interrupt request register. Default Value: 0



10.1.53 SCB_INTR_I2C_EC_MASKED

Externally clocked I2C interrupt masked register

Address: 0x40060E8C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		No	ne		R	R	R	R		
HW Access		No	one		W	W	W	W		
Name		None	e [7:4]		EZ_READ_ STOP	EZ_WRITE _STOP	EZ_STOP	WAKE_UP		
Bits	15	15 14 13 12 11 10 9								
SW Access				No	one					
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
3	EZ_READ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	EZ_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
1	EZ_STOP	Logical and of corresponding request and mask bits. Default Value: 0
0	WAKE_UP	Logical and of corresponding request and mask bits. Default Value: 0



10.1.54 SCB_INTR_M

Master interrupt request register.

Address: 0x40060F00 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None		RW1C	None	RW1C	RW1C	RW1C	
HW Access		None		RW1S	None	RW1S	RW1S	RW1S	
Name		None [7:5]			None	I2C_ACK	I2C_NACK	I2C_ARB_L OST	
Bits	15	15 14 13 12 11 10 9							
SW Access				None		'		RW1C	
HW Access		None							
Name		None [15:9]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne	1	1	1	
HW Access				No	ne				
Name				None [[31:24]				

Bits	Name	Description
8	I2C_BUS_ERROR	I2C master bus error (unexpected detection of START or STOP condition). Default Value: 0
4	I2C_STOP	I2C master STOP. Set to '1', when the master has transmitted a STOP. Default Value: 0
2	I2C_ACK	I2C master acknowledgement. Set to '1', when the master receives a ACK (typically after the master transmitted the slave address or TX data). Default Value: 0
1	I2C_NACK	I2C master negative acknowledgement. Set to '1', when the master receives a NACK (typically after the master transmitted the slave address or TX data). Default Value: 0
0	I2C_ARB_LOST	I2C master lost arbitration: the value driven by the master on the SDA line is not the same as the value observed on the SDA line. Default Value: 0



10.1.55 SCB_INTR_M_SET

Master interrupt set request register

Address: 0x40060F04
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None			RW1S	None	RW1S	RW1S	RW1S		
HW Access		None			None	А	А	Α		
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:9]						I2C_BUS_E RROR		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None [[31:24]					

Bits	Name	Description
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



10.1.56 SCB_INTR_M_MASK

Master interrupt mask register.

Address: 0x40060F08 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None			RW	None	RW	RW	RW		
HW Access		None		R	None	R	R	R		
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST		
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access		None								
Name		None [15:9]						I2C_BUS_E RROR		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None [23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	1				
HW Access		None								
Name				None [[31:24]					

Bits	Name	Description
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	I2C_NACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	I2C_ARB_LOST	Mask bit for corresponding bit in interrupt request register. Default Value: 0



10.1.57 SCB_INTR_M_MASKED

Master interrupt masked request register

Address: 0x40060F0C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None			R	None	R	R	R
HW Access		None		W	None	W	W	W
Name	None [7:5]			I2C_STOP	None	I2C_ACK	I2C_NACK	I2C_ARB_L OST
Bits	15	14	13	12	11	10	9	8
SW Access		<u> </u>		None		1		R
HW Access		None						W
Name		None [15:9]						I2C_BUS_E RROR
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	one			
Name				None	[31:24]			

Bits	Name	Description
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0
1	I2C_NACK	Logical and of corresponding request and mask bits. Default Value: 0
0	I2C_ARB_LOST	Logical and of corresponding request and mask bits. Default Value: 0



10.1.58 SCB_INTR_S

Slave interrupt request register.

Address: 0x40060F40
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0						
SW Access	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C						
HW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S						
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST						
Bits	15	14	13	12	11	10	9	8						
SW Access				None				RW1C						
HW Access				None				RW1S						
Name		None [15:9]						I2C_BUS_E RROR						
Bits	23	22	21	20	19	18	17	16						
SW Access				No	ne									
HW Access				No	ne									
Name				None	[23:16]									
Bits	31	30	29	28	27	26	25	24						
SW Access				No	ne									
HW Access		None												
Name	11			None	[31:24]		None [31:24]							

Bits	Name	Description
8	I2C_BUS_ERROR	I2C slave bus error (unexpected detection of START or STOP condition). This should not occur, it represents erroneous I2C bus behavior. In case of a bus error, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0
7	I2C_GENERAL	I2C slave general call address received. If CTRL.ADDR_ACCEPT, the received address 0x00 (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected. Default Value: 0
6	I2C_ADDR_MATCH	I2C slave matching address received. If CTRL.ADDR_ACCEPT, the received address (including the R/W bit) is available in the RX FIFO. In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') and internally clocked operation (CTRL.EC_OP_MODE is '0'), this field is set when the event is detected. Default Value: 0



10.1.58	SCB	INTR	S	(continued))
---------	-----	-------------	---	-------------	---

5	I2C_START	I2C slave START received. Set to '1', when START or REPEATED START event is detected.
		In the case of externally clocked address matching (CTRL.EC_AM_MODE is '1') AND clock stretching is performed (till the internally clocked logic takes over) (I2C_CTRL.S_NOT_READY_ADDR_NACK is '0'), this field is NOT set. The Firmware should use INTR_S_EC.WAKE_UP, INTR_S.I2C_ADDR_MATCH and INTR_S.I2C_GENERAL. Default Value: 0
4	I2C_STOP	I2C STOP event for I2C (read or write) transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.
		The event is detected on any I2C transfer intended for this slave. Note that a I2C address intended for the slave (address is matching) will result in a I2C_STOP event independent of whether the I2C address is ACK'd or NACK'd. Default Value: 0
3	I2C_WRITE_STOP	I2C STOP event for I2C write transfer intended for this slave (address matching is performed). Set to '1', when STOP or REPEATED START event is detected. The REPEATED START event is included in this interrupt cause such that the I2C transfers separated by a REPEATED START can be distinguished and potentially treated separately by the Firmware. Note that the second I2C transfer (after a REPEATED START) may be to a different slave address.
		In non EZ mode, the event is detected on any I2C write transfer intended for this slave. Note that a I2C write address intended for the slave (address is matching and a it is a write transfer) will result in a I2C_WRITE_STOP event independent of whether the I2C address is ACK'd or NACK'd.
		In EZ mode, the event is detected only on I2C write transfers that have EZ data written to the memory structure (an I2C write transfer that only communicates an I2C address and EZ address, will not result in this event being detected). Default Value: 0
2	I2C_ACK	I2C slave acknowledgement received. Set to '1', when the slave receives a ACK (typically after the slave transmitted TX data). Default Value: 0
1	I2C_NACK	I2C slave negative acknowledgement received. Set to '1', when the slave receives a NACK (typically after the slave transmitted TX data). Default Value: 0
0	I2C_ARB_LOST	I2C slave lost arbitration: the value driven on the SDA line is not the same as the value observed on the SDA line (while the SCL line is '1'). This should not occur, it represents erroneous I2C bus behavior. In case of lost arbitration, the I2C slave state machine abort the ongoing transfer. The Firmware may decide to clear the TX and RX FIFOs in case of this error. Default Value: 0



10.1.59 SCB_INTR_S_SET

Slave interrupt set request register.

Address: 0x40060F44
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	RW1S	
HW Access	А	Α	А	А	А	А	Α	Α	
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST	
Bits	15	14	13	12	11	10	9	8	
SW Access				None				RW1S	
HW Access				None				А	
Name		None [15:9]						I2C_BUS_E RROR	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name	ii .			None	[31:24]				

Bits	Name	Description
8	I2C_BUS_ERROR	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



10.1.59 SCB_INTR_S_SET (continued)

1 I2C_NACK Write with '1' to set corresponding bit in interrupt request register.

Default Value: 0

0 I2C_ARB_LOST Write with '1' to set corresponding bit in interrupt request register.

Default Value: 0



10.1.60 SCB_INTR_S_MASK

Slave interrupt mask register.

Address: 0x40060F48 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW	RW	RW	RW	RW	RW	RW	RW	
HW Access	R	R	R	R	R	R	R	R	
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST	
Bits	15	14	13	12	11	10	9	8	
SW Access				None				RW	
HW Access				None				R	
Name		None [15:9]						I2C_BUS_E RROR	
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name	1			None	[31:24]				

Bits	Name	Description
8	I2C_BUS_ERROR	Mask bit for corresponding bit in interrupt request register. Default Value: 0
7	I2C_GENERAL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	I2C_ADDR_MATCH	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	I2C_START	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	I2C_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	I2C_WRITE_STOP	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	I2C_ACK	Mask bit for corresponding bit in interrupt request register. Default Value: 0



10.1.60 SCB_INTR_S_MASK (continued)

1 I2C_NACK Mask bit for corresponding bit in interrupt request register.

Default Value: 0

0 I2C_ARB_LOST Mask bit for corresponding bit in interrupt request register.

Default Value: 0



10.1.61 SCB_INTR_S_MASKED

Slave interrupt masked request register

Address: 0x40060F4C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	R	R	R	R	R	R	R	R		
HW Access	W	W	W	W	W	W	W	W		
Name	I2C_GENE RAL	I2C_ADDR_ MATCH	I2C_START	I2C_STOP	I2C_WRITE _STOP	I2C_ACK	I2C_NACK	I2C_ARB_L OST		
Bits	15	15 14 13 12 11 10 9 8								
SW Access				None				R		
HW Access				None				W		
Name		None [15:9]						I2C_BUS_E RROR		
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one		1			
HW Access		None								
Name			None [31:24]							

Bits	Name	Description
8	I2C_BUS_ERROR	Logical and of corresponding request and mask bits. Default Value: 0
7	I2C_GENERAL	Logical and of corresponding request and mask bits. Default Value: 0
6	I2C_ADDR_MATCH	Logical and of corresponding request and mask bits. Default Value: 0
5	I2C_START	Logical and of corresponding request and mask bits. Default Value: 0
4	I2C_STOP	Logical and of corresponding request and mask bits. Default Value: 0
3	I2C_WRITE_STOP	Logical and of corresponding request and mask bits. Default Value: 0
2	I2C_ACK	Logical and of corresponding request and mask bits. Default Value: 0



10.1.61 SCB_INTR_S_MASKED (continued)

1 I2C_NACK Logical and of corresponding request and mask bits.

Default Value: 0

0 I2C_ARB_LOST Logical and of corresponding request and mask bits.

Default Value: 0



10.1.62 SCB_INTR_TX

Transmitter interrupt request register.

Address: 0x40060F80 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1C	RW1C	RW1C	RW1C	None		RW1C	RW1C
HW Access	RW1S	RW1S	RW1S	RW1S	No	ne	RW1S	RW1S
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	: [3:2]	NOT_FULL	TRIGGER
Bits	15	14	13	12	11 10 9 8			
SW Access				No	ne			
HW Access				No	ne			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None [[31:24]			

Bits	Name	Description
7	BLOCKED	AHB-Lite write transfer can not get access to the EZ memory (EZ data access), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0
6	UNDERFLOW	Attempt to read from an empty TX FIFO. This happens when the IP is ready to transfer data and EMPTY is '1'.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full TX FIFO.
		Only used in FIFO mode. Default Value: 0
4	EMPTY	TX FIFO is empty; i.e. it has 0 entries.
		Only used in FIFO mode. Default Value: 0



10.1.62 SCB_INTR_TX (continued)

1 NOT_FULL TX FIFO is not full. Dependent on CTRL.BYTE_MODE:

BYTE_MODE is '0': # entries != FF_DATA_NR/2. BYTE_MODE is '1': # entries != FF_DATA_NR.

Only used in FIFO mode.

Default Value: 0

0 TRIGGER Less entries in the TX FIFO than the value specified by TX_FIFO_CTRL.

Only used in FIFO mode.

Default Value: 0



10.1.63 SCB_INTR_TX_SET

Transmitter interrupt set request register

Address: 0x40060F84
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW1S	RW1S	RW1S	RW1S	No	one	RW1S	RW1S			
HW Access	A	А	А	А	No	one	А	А			
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None	e [3:2]	NOT_FULL	TRIGGER			
Bits	15	14	13	12	11 10 9 8						
SW Access				No	ne						
HW Access				No	ne						
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name				None	[31:24]						

Bits	Name	Description
7	BLOCKED	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
1	NOT_FULL	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



10.1.64 SCB_INTR_TX_MASK

Transmitter interrupt mask register.

Address: 0x40060F88 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW	RW	RW	RW	N	one	RW	RW			
HW Access	R	R	R	R	N	one	R	R			
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	Non	e [3:2]	NOT_FULL	TRIGGER			
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access	ii .			No	ne						
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access	ii .			No	ne		'				
HW Access	ii .			No	ne						
Name				None [[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name	1			None [[31:24]						

Bits	Name	Description
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
4	EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
1	NOT_FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0



10.1.65 SCB_INTR_TX_MASKED

Transmitter interrupt masked request register

Address: 0x40060F8C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	R	No	ne	R	R
HW Access	W	W	W	W	No	one	W	W
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	EMPTY	None [3:2]		NOT_FULL	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	ne			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name				None [[31:24]			

Bits	Name	Description
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
4	EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
1	NOT_FULL	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0



10.1.66 SCB_INTR_RX

Receiver interrupt request register.

Address: 0x40060FC0
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW1C	RW1C	RW1C	None	RW1C	RW1C	None	RW1C		
HW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S		
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER		
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne			•		
HW Access				No	ne					
Name				None [[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access		None								
Name				None [[31:24]					

Bits	Name	Description
7	BLOCKED	AHB-Lite read transfer can not get access to the EZ memory (EZ_DATA accesses), due to an externally clocked EZ access. This may happen when STATUS.EC_BUSY is '1'. Default Value: 0
6	UNDERFLOW	Attempt to read from an empty RX FIFO.
		Only used in FIFO mode. Default Value: 0
5	OVERFLOW	Attempt to write to a full RX FIFO. Note: in I2C mode, the OVERFLOW is set when a data frame is received and the RX FIFO is full, independent of whether it is ACK'd or NACK'd.
		Only used in FIFO mode. Default Value: 0



10.1.66 SCB_INTR_RX (continued)

3 FULL RX FIFO is full. Note that received data frames are lost when the RX FIFO is full. Dependent on CTRL.BYTE_MODET: BYTE_MODE is '0': # entries == FF_DATA_NR/2. BYTE_MODE is '1': # entries == FF_DATA_NR. Only used in FIFO mode. Default Value: 0 2 NOT_EMPTY RX FIFO is not empty. Only used in FIFO mode. Default Value: 0 0 TRIGGER More entries in the RX FIFO than the value specified by TRIGGER_LEVEL in SCB_RX_FIFO_CTL.

Only used in FIFO mode.

Default Value: 0



10.1.67 SCB_INTR_RX_SET

Receiver interrupt set request register.

Address: 0x40060FC4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW1S	RW1S	RW1S	None	RW1S	RW1S	None	RW1S
HW Access	A	А	А	None	А	А	None	А
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access				No	ne			
Name				None	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access	Ï			No	ne			
Name				None [[31:24]			

Bits	Name	Description
7	BLOCKED	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
6	UNDERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
5	OVERFLOW	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
3	FULL	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
2	NOT_EMPTY	Write with '1' to set corresponding bit in interrupt status register. Default Value: 0
0	TRIGGER	Write with '1' to set corresponding bit in interrupt request register. Default Value: 0



10.1.68 SCB_INTR_RX_MASK

Receiver interrupt mask register.

Address: 0x40060FC8 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW	RW	RW	None	RW	RW	None	RW			
HW Access	R	R	R	None	R	R	None	R			
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER			
Bits	15	14	13	12	11	10	9	8			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne			•			
HW Access				No	ne						
Name				None [[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name				None [[31:24]						

Bits	Name	Description
7	BLOCKED	Mask bit for corresponding bit in interrupt request register. Default Value: 0
6	UNDERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
5	OVERFLOW	Mask bit for corresponding bit in interrupt request register. Default Value: 0
3	FULL	Mask bit for corresponding bit in interrupt request register. Default Value: 0
2	NOT_EMPTY	Mask bit for corresponding bit in interrupt request register. Default Value: 0
0	TRIGGER	Mask bit for corresponding bit in interrupt request register. Default Value: 0



10.1.69 SCB_INTR_RX_MASKED

Receiver interrupt masked request register

Address: 0x40060FCC Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R	R	R	None	R	R	None	R
HW Access	W	W	W	None	W	W	None	W
Name	BLOCKED	UNDER- FLOW	OVER- FLOW	None	FULL	NOT_EMPT Y	None	TRIGGER
Bits	15	14	13	12	11	10	9	8
SW Access	None							
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access	None							
HW Access	None							
Name	None [23:16]							
Bits	31	30	29	28	27	26	25	24
SW Access	None							
HW Access	None							
Name	None [31:24]							

Bits	Name	Description
7	BLOCKED	Logical and of corresponding request and mask bits. Default Value: 0
6	UNDERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
5	OVERFLOW	Logical and of corresponding request and mask bits. Default Value: 0
3	FULL	Logical and of corresponding request and mask bits. Default Value: 0
2	NOT_EMPTY	Logical and of corresponding request and mask bits. Default Value: 0
0	TRIGGER	Logical and of corresponding request and mask bits. Default Value: 0

11 SFLASH Registers



This section discusses the SFLASH registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

11.1 SFLASH Register Mapping Details

Register Name	Address
SFLASH_PROT_ROW0	0x0FFFF000
SFLASH_PROT_ROW1	0x0FFFF001
SFLASH_PROT_ROW2	0x0FFFF002
SFLASH_PROT_ROW3	0x0FFFF003
SFLASH_PROT_ROW4	0x0FFFF004
SFLASH_PROT_ROW5	0x0FFFF005
SFLASH_PROT_ROW6	0x0FFFF006
SFLASH_PROT_ROW7	0x0FFFF007
SFLASH_PROT_ROW8	0x0FFFF008
SFLASH_PROT_ROW9	0x0FFFF009
SFLASH_PROT_ROW10	0x0FFFF00A
SFLASH_PROT_ROW11	0x0FFFF00B
SFLASH_PROT_ROW12	0x0FFFF00C
SFLASH_PROT_ROW13	0x0FFFF00D
SFLASH_PROT_ROW14	0x0FFFF00E
SFLASH_PROT_ROW15	0x0FFFF00F
SFLASH_PROT_ROW16	0x0FFFF010
SFLASH_PROT_ROW17	0x0FFFF011
SFLASH_PROT_ROW18	0x0FFFF012
SFLASH_PROT_ROW19	0x0FFFF013
SFLASH_PROT_ROW20	0x0FFFF014
SFLASH_PROT_ROW21	0x0FFFF015
SFLASH_PROT_ROW22	0x0FFFF016
SFLASH_PROT_ROW23	0x0FFFF017
SFLASH_PROT_ROW24	0x0FFFF018
SFLASH_PROT_ROW25	0x0FFFF019
SFLASH_PROT_ROW26	0x0FFFF01A



Register Name	Address
SFLASH_PROT_ROW27	0x0FFFF01B
SFLASH_PROT_ROW28	0x0FFFF01C
SFLASH_PROT_ROW29	0x0FFFF01D
SFLASH_PROT_ROW30	0x0FFFF01E
SFLASH_PROT_ROW31	0x0FFFF01F
SFLASH_PROT_ROW32	0x0FFFF020
SFLASH_PROT_ROW33	0x0FFFF021
SFLASH_PROT_ROW34	0x0FFFF022
SFLASH_PROT_ROW35	0x0FFFF023
SFLASH_PROT_ROW36	0x0FFFF024
SFLASH_PROT_ROW37	0x0FFFF025
SFLASH_PROT_ROW38	0x0FFFF026
SFLASH_PROT_ROW39	0x0FFFF027
SFLASH_PROT_ROW40	0x0FFFF028
SFLASH_PROT_ROW41	0x0FFFF029
SFLASH_PROT_ROW42	0x0FFFF02A
SFLASH_PROT_ROW43	0x0FFFF02B
SFLASH_PROT_ROW44	0x0FFFF02C
SFLASH_PROT_ROW45	0x0FFFF02D
SFLASH_PROT_ROW46	0x0FFFF02E
SFLASH_PROT_ROW47	0x0FFFF02F
SFLASH_PROT_ROW48	0x0FFFF030
SFLASH_PROT_ROW49	0x0FFFF031
SFLASH_PROT_ROW50	0x0FFFF032
SFLASH_PROT_ROW51	0x0FFFF033
SFLASH_PROT_ROW52	0x0FFFF034
SFLASH_PROT_ROW53	0x0FFFF035
SFLASH_PROT_ROW54	0x0FFFF036
SFLASH_PROT_ROW55	0x0FFFF037
SFLASH_PROT_ROW56	0x0FFFF038
SFLASH_PROT_ROW57	0x0FFFF039
SFLASH_PROT_ROW58	0x0FFFF03A
SFLASH_PROT_ROW59	0x0FFFF03B
SFLASH_PROT_ROW60	0x0FFFF03C
SFLASH_PROT_ROW61	0x0FFFF03D
SFLASH_PROT_ROW62	0x0FFFF03E
SFLASH_PROT_ROW63	0x0FFFF03F
SFLASH_PROT_PROTECTION	0x0FFFF07F
SFLASH_AV_PAIRS_8B0	0x0FFFF080
SFLASH_AV_PAIRS_8B1	0x0FFFF081
SFLASH_AV_PAIRS_8B2	0x0FFFF082
SFLASH_AV_PAIRS_8B3	0x0FFF083



Register Name	Address
SFLASH_AV_PAIRS_8B4	0x0FFFF084
SFLASH_AV_PAIRS_8B5	0x0FFFF085
SFLASH_AV_PAIRS_8B6	0x0FFFF086
SFLASH_AV_PAIRS_8B7	0x0FFFF087
SFLASH_AV_PAIRS_8B8	0x0FFFF088
SFLASH_AV_PAIRS_8B9	0x0FFF089
SFLASH_AV_PAIRS_8B10	0x0FFF08A
SFLASH_AV_PAIRS_8B11	0x0FFFF08B
SFLASH_AV_PAIRS_8B12	0x0FFFF08C
SFLASH_AV_PAIRS_8B13	0x0FFFF08D
SFLASH_AV_PAIRS_8B14	0x0FFFF08E
SFLASH_AV_PAIRS_8B15	0x0FFFF08F
SFLASH_AV_PAIRS_8B16	0x0FFFF090
SFLASH_AV_PAIRS_8B17	0x0FFFF091
SFLASH_AV_PAIRS_8B18	0x0FFFF092
SFLASH_AV_PAIRS_8B19	0x0FFFF093
SFLASH_AV_PAIRS_8B20	0x0FFFF094
SFLASH_AV_PAIRS_8B21	0x0FFFF095
SFLASH_AV_PAIRS_8B22	0x0FFFF096
SFLASH_AV_PAIRS_8B23	0x0FFFF097
SFLASH_AV_PAIRS_8B24	0x0FFFF098
SFLASH_AV_PAIRS_8B25	0x0FFFF099
SFLASH_AV_PAIRS_8B26	0x0FFFF09A
SFLASH_AV_PAIRS_8B27	0x0FFFF09B
SFLASH_AV_PAIRS_8B28	0x0FFFF09C
SFLASH_AV_PAIRS_8B29	0x0FFFF09D
SFLASH_AV_PAIRS_8B30	0x0FFFF09E
SFLASH_AV_PAIRS_8B31	0x0FFF09F
SFLASH_AV_PAIRS_8B32	0x0FFF0A0
SFLASH_AV_PAIRS_8B33	0x0FFF0A1
SFLASH_AV_PAIRS_8B34	0x0FFF0A2
SFLASH_AV_PAIRS_8B35	0x0FFF0A3
SFLASH_AV_PAIRS_8B36	0x0FFF0A4
SFLASH_AV_PAIRS_8B37	0x0FFF0A5
SFLASH_AV_PAIRS_8B38	0x0FFF0A6
SFLASH_AV_PAIRS_8B39	0x0FFFF0A7
SFLASH_AV_PAIRS_8B40	0x0FFFF0A8
SFLASH_AV_PAIRS_8B41	0x0FFFF0A9
SFLASH_AV_PAIRS_8B42	0x0FFFF0AA
SFLASH_AV_PAIRS_8B43	0x0FFFF0AB
SFLASH_AV_PAIRS_8B44	0x0FFFF0AC
SFLASH_AV_PAIRS_8B45	0x0FFFF0AD



Register Name	Address
SFLASH_AV_PAIRS_8B46	0x0FFF0AE
SFLASH_AV_PAIRS_8B47	0x0FFFF0AF
SFLASH_AV_PAIRS_8B48	0x0FFF0B0
SFLASH_AV_PAIRS_8B49	0x0FFF0B1
SFLASH_AV_PAIRS_8B50	0x0FFFF0B2
SFLASH_AV_PAIRS_8B51	0x0FFF0B3
SFLASH_AV_PAIRS_8B52	0x0FFF0B4
SFLASH_AV_PAIRS_8B53	0x0FFFF0B5
SFLASH_AV_PAIRS_8B54	0x0FFFF0B6
SFLASH_AV_PAIRS_8B55	0x0FFFF0B7
SFLASH_AV_PAIRS_8B56	0x0FFFF0B8
SFLASH_AV_PAIRS_8B57	0x0FFFF0B9
SFLASH_AV_PAIRS_8B58	0x0FFFF0BA
SFLASH_AV_PAIRS_8B59	0x0FFF0BB
SFLASH_AV_PAIRS_8B60	0x0FFFF0BC
SFLASH_AV_PAIRS_8B61	0x0FFFF0BD
SFLASH_AV_PAIRS_8B62	0x0FFFF0BE
SFLASH_AV_PAIRS_8B63	0x0FFFF0BF
SFLASH_AV_PAIRS_8B64	0x0FFFF0C0
SFLASH_AV_PAIRS_8B65	0x0FFFF0C1
SFLASH_AV_PAIRS_8B66	0x0FFFF0C2
SFLASH_AV_PAIRS_8B67	0x0FFFF0C3
SFLASH_AV_PAIRS_8B68	0x0FFFF0C4
SFLASH_AV_PAIRS_8B69	0x0FFFF0C5
SFLASH_AV_PAIRS_8B70	0x0FFFF0C6
SFLASH_AV_PAIRS_8B71	0x0FFFF0C7
SFLASH_AV_PAIRS_8B72	0x0FFFF0C8
SFLASH_AV_PAIRS_8B73	0x0FFFF0C9
SFLASH_AV_PAIRS_8B74	0x0FFFF0CA
SFLASH_AV_PAIRS_8B75	0x0FFFF0CB
SFLASH_AV_PAIRS_8B76	0x0FFFF0CC
SFLASH_AV_PAIRS_8B77	0x0FFFF0CD
SFLASH_AV_PAIRS_8B78	0x0FFFF0CE
SFLASH_AV_PAIRS_8B79	0x0FFFF0CF
SFLASH_AV_PAIRS_8B80	0x0FFFF0D0
SFLASH_AV_PAIRS_8B81	0x0FFF0D1
SFLASH_AV_PAIRS_8B82	0x0FFF0D2
SFLASH_AV_PAIRS_8B83	0x0FFFF0D3
SFLASH_AV_PAIRS_8B84	0x0FFF0D4
SFLASH_AV_PAIRS_8B85	0x0FFFF0D5
SFLASH_AV_PAIRS_8B86	0x0FFF0D6
SFLASH_AV_PAIRS_8B87	0x0FFFF0D7



Register Name	Address
SFLASH_AV_PAIRS_8B88	0x0FFFF0D8
SFLASH_AV_PAIRS_8B89	0x0FFFF0D9
SFLASH_AV_PAIRS_8B90	0x0FFFF0DA
SFLASH_AV_PAIRS_8B91	0x0FFFF0DB
SFLASH_AV_PAIRS_8B92	0x0FFFF0DC
SFLASH_AV_PAIRS_8B93	0x0FFFF0DD
SFLASH_AV_PAIRS_8B94	0x0FFFF0DE
SFLASH_AV_PAIRS_8B95	0x0FFFF0DF
SFLASH_AV_PAIRS_8B96	0x0FFFF0E0
SFLASH_AV_PAIRS_8B97	0x0FFFF0E1
SFLASH_AV_PAIRS_8B98	0x0FFFF0E2
SFLASH_AV_PAIRS_8B99	0x0FFFF0E3
SFLASH_AV_PAIRS_8B100	0x0FFFF0E4
SFLASH_AV_PAIRS_8B101	0x0FFFF0E5
SFLASH_AV_PAIRS_8B102	0x0FFFF0E6
SFLASH_AV_PAIRS_8B103	0x0FFFF0E7
SFLASH_AV_PAIRS_8B104	0x0FFFF0E8
SFLASH_AV_PAIRS_8B105	0x0FFFF0E9
SFLASH_AV_PAIRS_8B106	0x0FFF0EA
SFLASH_AV_PAIRS_8B107	0x0FFFF0EB
SFLASH_AV_PAIRS_8B108	0x0FFFF0EC
SFLASH_AV_PAIRS_8B109	0x0FFFF0ED
SFLASH_AV_PAIRS_8B110	0x0FFFF0EE
SFLASH_AV_PAIRS_8B111	0x0FFFF0EF
SFLASH_AV_PAIRS_8B112	0x0FFFF0F0
SFLASH_AV_PAIRS_8B113	0x0FFFF0F1
SFLASH_AV_PAIRS_8B114	0x0FFFF0F2
SFLASH_AV_PAIRS_8B115	0x0FFFF0F3
SFLASH_AV_PAIRS_8B116	0x0FFFF0F4
SFLASH_AV_PAIRS_8B117	0x0FFFF0F5
SFLASH_AV_PAIRS_8B118	0x0FFFF0F6
SFLASH_AV_PAIRS_8B119	0x0FFF0F7
SFLASH_AV_PAIRS_8B120	0x0FFFF0F8
SFLASH_AV_PAIRS_8B121	0x0FFFF0F9
SFLASH_AV_PAIRS_8B122	0x0FFF0FA
SFLASH_AV_PAIRS_8B123	0x0FFF0FB
SFLASH_AV_PAIRS_8B124	0x0FFF0FC
SFLASH_AV_PAIRS_8B125	0x0FFF0FD
SFLASH_AV_PAIRS_8B126	0x0FFF0FE
SFLASH_AV_PAIRS_8B127	0x0FFF0FF
SFLASH_AV_PAIRS_32B0	0x0FFFF100
SFLASH_AV_PAIRS_32B1	0x0FFFF104



Register Name	Address
SFLASH_AV_PAIRS_32B2	0x0FFFF108
SFLASH_AV_PAIRS_32B3	0x0FFFF10C
SFLASH_AV_PAIRS_32B4	0x0FFFF110
SFLASH_AV_PAIRS_32B5	0x0FFFF114
SFLASH_AV_PAIRS_32B6	0x0FFFF118
SFLASH_AV_PAIRS_32B7	0x0FFFF11C
SFLASH_AV_PAIRS_32B8	0x0FFFF120
SFLASH_AV_PAIRS_32B9	0x0FFFF124
SFLASH_AV_PAIRS_32B10	0x0FFFF128
SFLASH_AV_PAIRS_32B11	0x0FFFF12C
SFLASH_AV_PAIRS_32B12	0x0FFFF130
SFLASH_AV_PAIRS_32B13	0x0FFFF134
SFLASH_AV_PAIRS_32B14	0x0FFFF138
SFLASH_AV_PAIRS_32B15	0x0FFFF13C
SFLASH_CPUSS_WOUNDING	0x0FFFF140
SFLASH_SILICON_ID	0x0FFFF144
SFLASH_CPUSS_PRIV_RAM	0x0FFFF148
SFLASH_CPUSS_PRIV_ROM_BROM	0x0FFFF14A
SFLASH_CPUSS_PRIV_FLASH	0x0FFFF14C
SFLASH_CPUSS_PRIV_ROM_SROM	0x0FFFF14E
SFLASH_HIB_KEY_DELAY	0x0FFFF150
SFLASH_DPSLP_KEY_DELAY	0x0FFFF152
SFLASH_SWD_CONFIG	0x0FFFF154
SFLASH_SWD_LISTEN	0x0FFFF158
SFLASH_FLASH_START	0x0FFFF15C
SFLASH_CSD_TRIM1_HVIDAC	0x0FFFF160
SFLASH_CSD_TRIM2_HVIDAC	0x0FFFF161
SFLASH_CSD_TRIM1_CSD	0x0FFFF162
SFLASH_CSD_TRIM2_CSD	0x0FFFF163
SFLASH_SKIP_CHECKSUM	0x0FFFF169
SFLASH_INITIAL_PWR_BG_TRIM1	0x0FFFF16A
SFLASH_INITIAL_PWR_BG_TRIM1_INV	0x0FFFF16B
SFLASH_INITIAL_PWR_BG_TRIM2	0x0FFFF16C
SFLASH_INITIAL_PWR_BG_TRIM2_INV	0x0FFFF16D
SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0	0x0FFFF16E
SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV	0x0FFFF16F
SFLASH_PROT_VIRGINKEY0	0x0FFFF170
SFLASH_PROT_VIRGINKEY1	0x0FFFF171
SFLASH_PROT_VIRGINKEY2	0x0FFFF172
SFLASH_PROT_VIRGINKEY3	0x0FFFF173
SFLASH_PROT_VIRGINKEY4	0x0FFFF174
SFLASH_PROT_VIRGINKEY5	0x0FFFF175



SFLASH_PROT_VIRGINKEY6 0x0FFFF176 SFLASH_PROT_VIRGINKEY7 0x0FFFF177 SFLASH_DIE_LOT0 0x0FFFF178 SFLASH_DIE_LOT1 0x0FFFF179 SFLASH_DIE_WAFER 0x0FFFF17A SFLASH_DIE_WAFER 0x0FFFF17B SFLASH_DIE_WAFER 0x0FFFF18B SFLASH_DE_TE_DATAO 0x0FFFF180 SFLASH_DE_TE_DATAA 0x0FFFF183 SFLASH_DE_TE_DATAA 0x0FFFF185 SFLASH_DE_TE_DATAA 0x0FFFF188 SFLASH_DE_TE_DATAA 0x0FFFF188 SFLASH_DE_TE_DATAA 0x0FFFF188 SFLASH_DE_TE_DATAA1 0x0FFFF188 SFLASH_DE_TE_DATAA1 0x0FFFF18B SFLASH_DE_TE_DATAA1 0x0FFFF18C <th>Register Name</th> <th>Address</th>	Register Name	Address
SFLASH_DIE_LOT0 0x0FFF178 SFLASH_DIE_LOT1 0x0FFF179 SFLASH_DIE_LOT2 0x0FFF17A SFLASH_DIE_WAFER 0x0FFF17B SFLASH_DIE_WAFER 0x0FFF17B SFLASH_DIE_WAFER 0x0FFF17B SFLASH_DIE_WAFER 0x0FFFF17B SFLASH_DIE_WAFER 0x0FFFF17D SFLASH_DIE_WAFER 0x0FFFF17D SFLASH_DIE_WAFER 0x0FFFF17D SFLASH_DIE_MINOR 0x0FFFF17E SFLASH_DIE_MINOR 0x0FFFF18D SFLASH_DIE_MINOR 0x0FFFF180 SFLASH_PE_TE_DATAI 0x0FFFF181 SFLASH_PE_TE_DATAI 0x0FFFF182 SFLASH_PE_TE_DATAI 0x0FFFF182 SFLASH_PE_TE_DATAI 0x0FFFF183 SFLASH_PE_TE_DATAIA 0x0FFFF186 SFLASH_PE_TE_DATAIA 0x0FFFF186 SFLASH_PE_TE_DATAIA 0x0FFFF188 SFLASH_PE_TE_DATAIA 0x0FFFF18B SFLASH_PE_TE_DATAIA 0x0FFFF18B SFLASH_PE_TE_DATAIA 0x0FFFF18C SFLASH_PE_TE_DATAIA 0x0FFFF18B SFLASH_PE_TE_DATAIA 0x0FFFF18B </td <td>SFLASH_PROT_VIRGINKEY6</td> <td>0x0FFFF176</td>	SFLASH_PROT_VIRGINKEY6	0x0FFFF176
SFLASH_DIE_LOT2 0x0FFF17B SFLASH_DIE_WAFER 0x0FFF17B SFLASH_DIE_WAFER 0x0FFF17C SFLASH_DIE_X 0x0FFF17C SFLASH_DIE_SORT 0x0FFF17D SFLASH_DIE_SORT 0x0FFF17E SFLASH_DIE_MINOR 0x0FFF17F SFLASH_DE_TE_DATA0 0x0FFF180 SFLASH_PE_TE_DATA1 0x0FFF180 SFLASH_PE_TE_DATA2 0x0FFF181 SFLASH_PE_TE_DATA2 0x0FFF182 SFLASH_PE_TE_DATA3 0x0FFF183 SFLASH_PE_TE_DATA4 0x0FFF184 SFLASH_PE_TE_DATA5 0x0FFF185 SFLASH_PE_TE_DATA6 0x0FFF186 SFLASH_PE_TE_DATA7 0x0FFF186 SFLASH_PE_TE_DATA8 0x0FFF187 SFLASH_PE_TE_DATA9 0x0FFF188 SFLASH_PE_TE_DATA10 0x0FFF188 SFLASH_PE_TE_DATA11 0x0FFF18B SFLASH_PE_TE_DATA12 0x0FFF18B SFLASH_PE_TE_DATA13 0x0FFF18B SFLASH_PE_TE_DATA14 0x0FFF18B SFLASH_PE_TE_DATA16 0x0FFF191 SFLASH_PE_TE_DATA21 0x0FFF191	SFLASH_PROT_VIRGINKEY7	0x0FFFF177
SFLASH_DIE_LOT2 0x0FFF17A SFLASH_DIE_WAFER 0x0FFF17B SFLASH_DIE_X 0x0FFF17C SFLASH_DIE_Y 0x0FFF17D SFLASH_DIE_SORT 0x0FFF17E SFLASH_DIE_MINOR 0x0FFF18D SFLASH_DE_TE_DATA0 0x0FFF180 SFLASH_PE_TE_DATA1 0x0FFFF180 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFF7183 SFLASH_PE_TE_DATA5 0x0FFF7185 SFLASH_PE_TE_DATA6 0x0FFF7186 SFLASH_PE_TE_DATA7 0x0FFF7186 SFLASH_PE_TE_DATA8 0x0FFF7187 SFLASH_PE_TE_DATA9 0x0FFF7189 SFLASH_PE_TE_DATA10 0x0FFF718A SFLASH_PE_TE_DATA11 0x0FFF718B SFLASH_PE_TE_DATA12 0x0FFF718C SFLASH_PE_TE_DATA13 0x0FFF718C SFLASH_PE_TE_DATA14 0x0FFF718C SFLASH_PE_TE_DATA16 0x0FFF718C SFLASH_PE_TE_DATA16 0x0FFF719C SFLASH_PE_TE_DATA20 0x0FFF7193 SFLASH_PE_TE_DATA22 0x0FFF7196	SFLASH_DIE_LOT0	0x0FFFF178
SFLASH_DIE_WAFER 0x0FFFF17B SFLASH_DIE_X 0x0FFFF17C SFLASH_DIE_Y 0x0FFFF17D SFLASH_DIE_SORT 0x0FFFF17E SFLASH_DIE_MINOR 0x0FFFF17F SFLASH_DE_TE_DATA0 0x0FFFF180 SFLASH_PE_TE_DATA1 0x0FFFF181 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFFF183 SFLASH_PE_TE_DATA5 0x0FFFF184 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF186 SFLASH_PE_TE_DATA8 0x0FFFF187 SFLASH_PE_TE_DATA9 0x0FFFF188 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18B SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA16 0x0FFFF19B SFLASH_PE_TE_DATA17 0x0FFFF19B SFLASH_PE_TE_DATA20 0x0FFFF19B SFLASH_PE_TE_DATA21 0x0FF	SFLASH_DIE_LOT1	0x0FFFF179
SFLASH_DIE_X 0x0FFF17C SFLASH_DIE_Y 0x0FFF17D SFLASH_DIE_SORT 0x0FFF17E SFLASH_DIE_MINOR 0x0FFF17F SFLASH_PE_TE_DATA0 0x0FFF180 SFLASH_PE_TE_DATA1 0x0FFF181 SFLASH_PE_TE_DATA2 0x0FFF181 SFLASH_PE_TE_DATA3 0x0FFF183 SFLASH_PE_TE_DATA4 0x0FFF184 SFLASH_PE_TE_DATA5 0x0FFF184 SFLASH_PE_TE_DATA6 0x0FFF186 SFLASH_PE_TE_DATA7 0x0FFF187 SFLASH_PE_TE_DATA8 0x0FFF187 SFLASH_PE_TE_DATA9 0x0FFF188 SFLASH_PE_TE_DATA10 0x0FFF188 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18B SFLASH_PE_TE_DATA13 0x0FFFF18B SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA16 0x0FFFF18B SFLASH_PE_TE_DATA16 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA20 0x0FFFF192 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196	SFLASH_DIE_LOT2	0x0FFFF17A
SFLASH_DIE_Y 0x0FFFF17D SFLASH_DIE_SORT 0x0FFFF17E SFLASH_DIE_MINOR 0x0FFFF17F SFLASH_PE_TE_DATA0 0x0FFFF180 SFLASH_PE_TE_DATA1 0x0FFFF181 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA5 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18B SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF18F SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA20 0x0FFFF192 SFLASH_PE_TE_DATA21 0x0FFFF193 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA24	SFLASH_DIE_WAFER	0x0FFFF17B
SFLASH_DIE_SORT 0x0FFFF17E SFLASH_DIE_MINOR 0x0FFFF17F SFLASH_PE_TE_DATA0 0x0FFFF180 SFLASH_PE_TE_DATA1 0x0FFFF181 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA5 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF187 SFLASH_PE_TE_DATA9 0x0FFFF188 SFLASH_PE_TE_DATA10 0x0FFFF188 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18B SFLASH_PE_TE_DATA13 0x0FFFF18B SFLASH_PE_TE_DATA14 0x0FFFF18C SFLASH_PE_TE_DATA15 0x0FFFF18B SFLASH_PE_TE_DATA16 0x0FFFF18B SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF190 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA24	SFLASH_DIE_X	0x0FFFF17C
SFLASH_PE_TE_DATA0 0x0FFFF17F SFLASH_PE_TE_DATA1 0x0FFFF180 SFLASH_PE_TE_DATA2 0x0FFFF181 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA5 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF188 SFLASH_PE_TE_DATA10 0x0FFFF188 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA15 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA20 0x0FFFF192 SFLASH_PE_TE_DATA21 0x0FFFF193 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF199 SFLASH_PE_TE_DATA2	SFLASH_DIE_Y	0x0FFFF17D
SFLASH_PE_TE_DATA1 0x0FFFF180 SFLASH_PE_TE_DATA1 0x0FFFF181 SFLASH_PE_TE_DATA2 0x0FFFF182 SFLASH_PE_TE_DATA3 0x0FFFF183 SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA5 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF188 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA20 0x0FFFF192 SFLASH_PE_TE_DATA21 0x0FFFF193 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF199 SFLASH_PE_TE_DATA	SFLASH_DIE_SORT	0x0FFFF17E
SFLASH_PE_TE_DATA1 0x0FFF181 SFLASH_PE_TE_DATA2 0x0FFF182 SFLASH_PE_TE_DATA3 0x0FFF183 SFLASH_PE_TE_DATA4 0x0FFF184 SFLASH_PE_TE_DATA5 0x0FFF185 SFLASH_PE_TE_DATA6 0x0FFF186 SFLASH_PE_TE_DATA6 0x0FFF187 SFLASH_PE_TE_DATA7 0x0FFF187 SFLASH_PE_TE_DATA8 0x0FFF188 SFLASH_PE_TE_DATA9 0x0FFF188 SFLASH_PE_TE_DATA9 0x0FFF189 SFLASH_PE_TE_DATA10 0x0FFF188 SFLASH_PE_TE_DATA11 0x0FFF18B SFLASH_PE_TE_DATA12 0x0FFF18B SFLASH_PE_TE_DATA12 0x0FFF18C SFLASH_PE_TE_DATA13 0x0FFF18B SFLASH_PE_TE_DATA14 0x0FFF18B SFLASH_PE_TE_DATA14 0x0FFF18B SFLASH_PE_TE_DATA16 0x0FFF18B SFLASH_PE_TE_DATA16 0x0FFF199 SFLASH_PE_TE_DATA17 0x0FFF199 SFLASH_PE_TE_DATA21 0x0FFF199 SFLASH_PE_TE_DATA22 0x0FFF199 SFLASH_PE_TE_DATA23 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0F	SFLASH_DIE_MINOR	0x0FFFF17F
SFLASH_PE_TE_DATA2 0x0FFF182 SFLASH_PE_TE_DATA3 0x0FFF183 SFLASH_PE_TE_DATA4 0x0FFF184 SFLASH_PE_TE_DATA5 0x0FFF185 SFLASH_PE_TE_DATA6 0x0FFF186 SFLASH_PE_TE_DATA7 0x0FFF186 SFLASH_PE_TE_DATA7 0x0FFF187 SFLASH_PE_TE_DATA8 0x0FFF187 SFLASH_PE_TE_DATA8 0x0FFF188 SFLASH_PE_TE_DATA9 0x0FFF189 SFLASH_PE_TE_DATA10 0x0FFF189 SFLASH_PE_TE_DATA10 0x0FFF188 SFLASH_PE_TE_DATA11 0x0FFF18B SFLASH_PE_TE_DATA12 0x0FFF18C SFLASH_PE_TE_DATA12 0x0FFF18D SFLASH_PE_TE_DATA13 0x0FFF18B SFLASH_PE_TE_DATA14 0x0FFF18B SFLASH_PE_TE_DATA15 0x0FFF18B SFLASH_PE_TE_DATA16 0x0FFF191 SFLASH_PE_TE_DATA16 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 <td< td=""><td>SFLASH_PE_TE_DATA0</td><td>0x0FFFF180</td></td<>	SFLASH_PE_TE_DATA0	0x0FFFF180
SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA5 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA6 0x0FFFF187 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF188 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18B SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA15 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA27 0x0FFFF19D SFLASH_PE_TE_D	SFLASH_PE_TE_DATA1	0x0FFFF181
SFLASH_PE_TE_DATA4 0x0FFFF184 SFLASH_PE_TE_DATA6 0x0FFFF185 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF188 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA14 0x0FFFF18F SFLASH_PE_TE_DATA15 0x0FFFF190 SFLASH_PE_TE_DATA16 0x0FFFF191 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF197 SFLASH_PE_TE_DATA26 0x0FFFF198 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19D SFLASH_PE_TE_	SFLASH_PE_TE_DATA2	0x0FFFF182
SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF189 SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA16 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF19B SFLASH_PE_TE_DATA26 0x0FFFF19D SFLASH_PE_TE	SFLASH_PE_TE_DATA3	0x0FFFF183
SFLASH_PE_TE_DATA6 0x0FFFF186 SFLASH_PE_TE_DATA7 0x0FFFF187 SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA22 0x0FFFF195 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA26 0x0FFFF199 SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19D SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_T	SFLASH_PE_TE_DATA4	0x0FFFF184
SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18B SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF197 SFLASH_PE_TE_DATA25 0x0FFF199 SFLASH_PE_TE_DATA26 0x0FFF199 SFLASH_PE_TE_DATA28 0x0FFFF19B SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA29 0x0FFFF19D	SFLASH_PE_TE_DATA5	0x0FFFF185
SFLASH_PE_TE_DATA8 0x0FFFF188 SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA22 0x0FFFF195 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA6	0x0FFFF186
SFLASH_PE_TE_DATA9 0x0FFFF189 SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18C SFLASH_PE_TE_DATA14 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA22 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA29 0x0FFFF19E	SFLASH_PE_TE_DATA7	0x0FFFF187
SFLASH_PE_TE_DATA10 0x0FFFF18A SFLASH_PE_TE_DATA11 0x0FFFF18B SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18E SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA8	0x0FFFF188
SFLASH_PE_TE_DATA11 0x0FFFF18C SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA9	0x0FFFF189
SFLASH_PE_TE_DATA12 0x0FFFF18C SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF192 SFLASH_PE_TE_DATA20 0x0FFFF193 SFLASH_PE_TE_DATA21 0x0FFFF194 SFLASH_PE_TE_DATA22 0x0FFFF195 SFLASH_PE_TE_DATA23 0x0FFFF196 SFLASH_PE_TE_DATA24 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA27 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA10	0x0FFFF18A
SFLASH_PE_TE_DATA13 0x0FFFF18D SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19B SFLASH_PE_TE_DATA27 0x0FFFF19C SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA11	0x0FFFF18B
SFLASH_PE_TE_DATA14 0x0FFFF18E SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA12	0x0FFFF18C
SFLASH_PE_TE_DATA15 0x0FFFF18F SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA13	0x0FFFF18D
SFLASH_PE_TE_DATA16 0x0FFFF190 SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA14	0x0FFFF18E
SFLASH_PE_TE_DATA17 0x0FFFF191 SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA15	0x0FFFF18F
SFLASH_PE_TE_DATA18 0x0FFFF192 SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA16	0x0FFFF190
SFLASH_PE_TE_DATA19 0x0FFFF193 SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA17	0x0FFFF191
SFLASH_PE_TE_DATA20 0x0FFFF194 SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA18	0x0FFFF192
SFLASH_PE_TE_DATA21 0x0FFFF195 SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA19	0x0FFFF193
SFLASH_PE_TE_DATA22 0x0FFFF196 SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA20	0x0FFFF194
SFLASH_PE_TE_DATA23 0x0FFFF197 SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA21	0x0FFFF195
SFLASH_PE_TE_DATA24 0x0FFFF198 SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA22	0x0FFFF196
SFLASH_PE_TE_DATA25 0x0FFFF199 SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA23	0x0FFFF197
SFLASH_PE_TE_DATA26 0x0FFFF19A SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA24	0x0FFFF198
SFLASH_PE_TE_DATA27 0x0FFFF19B SFLASH_PE_TE_DATA28 0x0FFFF19C SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA25	0x0FFFF199
SFLASH_PE_TE_DATA28 Ox0FFFF19C SFLASH_PE_TE_DATA29 Ox0FFFF19D SFLASH_PE_TE_DATA30 Ox0FFFF19E	SFLASH_PE_TE_DATA26	0x0FFFF19A
SFLASH_PE_TE_DATA29 0x0FFFF19D SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA27	0x0FFFF19B
SFLASH_PE_TE_DATA30 0x0FFFF19E	SFLASH_PE_TE_DATA28	0x0FFFF19C
	SFLASH_PE_TE_DATA29	0x0FFFF19D
SFLASH_PE_TE_DATA31 0x0FFFF19F	SFLASH_PE_TE_DATA30	0x0FFFF19E
l I	SFLASH_PE_TE_DATA31	0x0FFFF19F



Register Name	Address
SFLASH_PP	0x0FFFF1A0
SFLASH_E	0x0FFFF1A4
SFLASH_P	0x0FFFF1A8
SFLASH_EA_E	0x0FFFF1AC
SFLASH_EA_P	0x0FFFf1B0
SFLASH_ES_E	0x0FFF1B4
SFLASH_ES_P_EO	0x0FFF1B8
SFLASH_IMO_TCTRIM_LT0	0x0FFFF1CC
SFLASH_IMO_TCTRIM_LT1	0x0FFFF1CD
SFLASH_IMO_TCTRIM_LT2	0x0FFFF1CE
SFLASH_IMO_TCTRIM_LT3	0x0FFFF1CF
SFLASH_IMO_TCTRIM_LT4	0x0FFFF1D0
SFLASH_IMO_TCTRIM_LT5	0x0FFFF1D1
SFLASH_IMO_TCTRIM_LT6	0x0FFFF1D2
SFLASH_IMO_TCTRIM_LT7	0x0FFFF1D3
SFLASH_IMO_TCTRIM_LT8	0x0FFFF1D4
SFLASH_IMO_TCTRIM_LT9	0x0FFFF1D5
SFLASH_IMO_TCTRIM_LT10	0x0FFFF1D6
SFLASH_IMO_TCTRIM_LT11	0x0FFFF1D7
SFLASH_IMO_TCTRIM_LT12	0x0FFFF1D8
SFLASH_IMO_TCTRIM_LT13	0x0FFFF1D9
SFLASH_IMO_TCTRIM_LT14	0x0FFFF1DA
SFLASH_IMO_TCTRIM_LT15	0x0FFFF1DB
SFLASH_IMO_TCTRIM_LT16	0x0FFFF1DC
SFLASH_IMO_TCTRIM_LT17	0x0FFFF1DD
SFLASH_IMO_TCTRIM_LT18	0x0FFFF1DE
SFLASH_IMO_TCTRIM_LT19	0x0FFFF1DF
SFLASH_IMO_TCTRIM_LT20	0x0FFFF1E0
SFLASH_IMO_TCTRIM_LT21	0x0FFFF1E1
SFLASH_IMO_TCTRIM_LT22	0x0FFFF1E2
SFLASH_IMO_TCTRIM_LT23	0x0FFFF1E3
SFLASH_IMO_TCTRIM_LT24	0x0FFFF1E4
SFLASH_IMO_TRIM_LT0	0x0FFFF1E5
SFLASH_IMO_TRIM_LT1	0x0FFFF1E6
SFLASH_IMO_TRIM_LT2	0x0FFFF1E7
SFLASH_IMO_TRIM_LT3	0x0FFFF1E8
SFLASH_IMO_TRIM_LT4	0x0FFFF1E9
SFLASH_IMO_TRIM_LT5	0x0FFFF1EA
SFLASH_IMO_TRIM_LT6	0x0FFFF1EB
SFLASH_IMO_TRIM_LT7	0x0FFFF1EC
SFLASH_IMO_TRIM_LT8	0x0FFFF1ED
SFLASH_IMO_TRIM_LT9	0x0FFFF1EE



Register Name	Address
SFLASH_IMO_TRIM_LT10	0x0FFFF1EF
SFLASH_IMO_TRIM_LT11	0x0FFFF1F0
SFLASH_IMO_TRIM_LT12	0x0FFF1F1
SFLASH_IMO_TRIM_LT13	0x0FFFF1F2
SFLASH_IMO_TRIM_LT14	0x0FFF1F3
SFLASH_IMO_TRIM_LT15	0x0FFF1F4
SFLASH_IMO_TRIM_LT16	0x0FFF1F5
SFLASH_IMO_TRIM_LT17	0x0FFFF1F6
SFLASH_IMO_TRIM_LT18	0x0FFF1F7
SFLASH_IMO_TRIM_LT19	0x0FFF1F8
SFLASH_IMO_TRIM_LT20	0x0FFF1F9
SFLASH_IMO_TRIM_LT21	0x0FFF1FA
SFLASH_IMO_TRIM_LT22	0x0FFF1FB
SFLASH_IMO_TRIM_LT23	0x0FFFF1FC
SFLASH_IMO_TRIM_LT24	0x0FFFF1FD
SFLASH_CHECKSUM	0x0FFF1FE



11.1.1 SFLASH_PROT_ROW0

Per Page Write Protection Address: 0x0FFFF000 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			



11.1.2 SFLASH_PROT_ROW1

Per Page Write Protection Address: 0x0FFFF001 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			



11.1.3 SFLASH_PROT_ROW2

Per Page Write Protection Address: 0x0FFFF002 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.4 SFLASH_PROT_ROW3

Per Page Write Protection Address: 0x0FFFF003 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.5 SFLASH_PROT_ROW4

Per Page Write Protection Address: 0x0FFFF004 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.6 SFLASH_PROT_ROW5

Per Page Write Protection Address: 0x0FFFF005 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.7 SFLASH_PROT_ROW6

Per Page Write Protection Address: 0x0FFF006 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.8 SFLASH_PROT_ROW7

Per Page Write Protection Address: 0x0FFFF007 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.9 SFLASH_PROT_ROW8

Per Page Write Protection Address: 0x0FFF008 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.10 SFLASH_PROT_ROW9

Per Page Write Protection Address: 0x0FFFF009 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.11 SFLASH_PROT_ROW10

Per Page Write Protection Address: 0x0FFF00A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

BitsNameDescription7:0DATA8Protection Data (1b per page)

Default Value: X



11.1.12 SFLASH_PROT_ROW11

Per Page Write Protection Address: 0x0FFFF00B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.13 SFLASH_PROT_ROW12

Per Page Write Protection Address: 0x0FFFF00C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.14 SFLASH_PROT_ROW13

Per Page Write Protection Address: 0x0FFFF00D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.15 SFLASH_PROT_ROW14

Per Page Write Protection Address: 0x0FFFF00E Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		DATA8 [7:0]								



11.1.16 SFLASH_PROT_ROW15

Per Page Write Protection Address: 0x0FFFF00F Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		DATA8 [7:0]								

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.17 SFLASH_PROT_ROW16

Per Page Write Protection Address: 0x0FFFF010 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.18 SFLASH_PROT_ROW17

Per Page Write Protection Address: 0x0FFFF011 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		DATA8 [7:0]								

Bits Name Description

Protection Data (1b per page) Default Value: X 7:0 DATA8



11.1.19 SFLASH_PROT_ROW18

Per Page Write Protection Address: 0x0FFFF012 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.20 SFLASH_PROT_ROW19

Per Page Write Protection Address: 0x0FFFF013 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.21 SFLASH_PROT_ROW20

Per Page Write Protection Address: 0x0FFFF014 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.22 SFLASH_PROT_ROW21

Per Page Write Protection Address: 0x0FFFF015 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.23 SFLASH_PROT_ROW22

Per Page Write Protection Address: 0x0FFFF016 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.24 SFLASH_PROT_ROW23

Per Page Write Protection Address: 0x0FFFF017 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.25 SFLASH_PROT_ROW24

Per Page Write Protection Address: 0x0FFFF018 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.26 SFLASH_PROT_ROW25

Per Page Write Protection Address: 0x0FFFF019 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name		DATA8 [7:0]								



11.1.27 SFLASH_PROT_ROW26

Per Page Write Protection Address: 0x0FFFF01A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.28 SFLASH_PROT_ROW27

Per Page Write Protection Address: 0x0FFFF01B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Protection Data (1b per page) Default Value: X 7:0 DATA8



11.1.29 SFLASH_PROT_ROW28

Per Page Write Protection Address: 0x0FFFF01C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.30 SFLASH_PROT_ROW29

Per Page Write Protection Address: 0x0FFFF01D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description Protection Data (1b per page) Default Value: X 7:0 DATA8



11.1.31 SFLASH_PROT_ROW30

Per Page Write Protection
Address: 0x0FFFF01E
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.32 SFLASH_PROT_ROW31

Per Page Write Protection Address: 0x0FFFF01F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.33 SFLASH_PROT_ROW32

Per Page Write Protection Address: 0x0FFF020 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.34 SFLASH_PROT_ROW33

Per Page Write Protection Address: 0x0FFFF021 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.35 SFLASH_PROT_ROW34

Per Page Write Protection Address: 0x0FFF022 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.36 SFLASH_PROT_ROW35

Per Page Write Protection Address: 0x0FFF023 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.37 SFLASH_PROT_ROW36

Per Page Write Protection Address: 0x0FFF024 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

BitsNameDescription7:0DATA8Protection Data (1b per page)

Default Value: X



11.1.38 SFLASH_PROT_ROW37

Per Page Write Protection Address: 0x0FFFF025 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.39 SFLASH_PROT_ROW38

Per Page Write Protection Address: 0x0FFFF026 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name		DATA8 [7:0]							



11.1.40 SFLASH_PROT_ROW39

Per Page Write Protection Address: 0x0FFFF027 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description
7:0 DATA8 Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.41 SFLASH_PROT_ROW40

Per Page Write Protection Address: 0x0FFF028 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			



11.1.42 SFLASH_PROT_ROW41

Per Page Write Protection Address: 0x0FFF029 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			



11.1.43 SFLASH_PROT_ROW42

Per Page Write Protection Address: 0x0FFFF02A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.44 SFLASH_PROT_ROW43

Per Page Write Protection Address: 0x0FFFF02B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.45 SFLASH_PROT_ROW44

Per Page Write Protection Address: 0x0FFFF02C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.46 SFLASH_PROT_ROW45

Per Page Write Protection Address: 0x0FFFF02D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.47 SFLASH_PROT_ROW46

Per Page Write Protection Address: 0x0FFFF02E Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.48 SFLASH_PROT_ROW47

Per Page Write Protection Address: 0x0FFFF02F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description 7:0 DATA8

Protection Data (1b per page) Default Value: X



11.1.49 SFLASH_PROT_ROW48

Per Page Write Protection Address: 0x0FFF030 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.50 SFLASH_PROT_ROW49

Per Page Write Protection Address: 0x0FFFF031 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description Protection Data (1b per page) Default Value: X 7:0 DATA8



11.1.51 SFLASH_PROT_ROW50

Per Page Write Protection Address: 0x0FFFF032 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.52 SFLASH_PROT_ROW51

Per Page Write Protection Address: 0x0FFF033 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.53 SFLASH_PROT_ROW52

Per Page Write Protection Address: 0x0FFF034 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.54 SFLASH_PROT_ROW53

Per Page Write Protection Address: 0x0FFFF035 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.55 SFLASH_PROT_ROW54

Per Page Write Protection Address: 0x0FFFF036 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.56 SFLASH_PROT_ROW55

Per Page Write Protection Address: 0x0FFFF037 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.57 SFLASH_PROT_ROW56

Per Page Write Protection Address: 0x0FFFF038 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X

PSoC 4 Registers TRM, Document No. 001-90002 Rev. *C



11.1.58 SFLASH_PROT_ROW57

Per Page Write Protection Address: 0x0FFFF039 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Protection Data (1b per page)

Default Value: X



11.1.59 SFLASH_PROT_ROW58

Per Page Write Protection Address: 0x0FFF03A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.60 SFLASH_PROT_ROW59

Per Page Write Protection Address: 0x0FFFF03B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.61 SFLASH_PROT_ROW60

Per Page Write Protection Address: 0x0FFFF03C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.62 SFLASH_PROT_ROW61

Per Page Write Protection Address: 0x0FFFF03D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				



11.1.63 SFLASH_PROT_ROW62

Per Page Write Protection Address: 0x0FFFF03E Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Protection Data (1b per page)

Default Value: X



11.1.64 SFLASH_PROT_ROW63

Per Page Write Protection Address: 0x0FFF03F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Protection Data (1b per page)
Default Value: X



11.1.65 SFLASH_PROT_PROTECTION

Protection Level

Address: 0x0FFFF07F Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None						RW		
HW Access		None						ne		
Name			PROT_LEVEL [1:0]							

Bits Name Description

1:0 PROT_LEVEL Current Protection Mode - note that encoding is different from CPUSS_PROTECTION!!

Default Value: X

0x0: OPEN:

System is in OPEN mode

0x1: VIRGIN:

System is in VIRGIN mode

0x2: PROTECTED:

System is in PROTECTED mode

0x3: KILL:

System is in KILL mode



11.1.66 SFLASH_AV_PAIRS_8B0

8b Addr/Value pair Section

Address: 0x0FFFF080 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.67 SFLASH_AV_PAIRS_8B1

8b Addr/Value pair Section

Address: 0x0FFFF081 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.68 SFLASH_AV_PAIRS_8B2

8b Addr/Value pair Section

Address: 0x0FFFF082 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.69 SFLASH_AV_PAIRS_8B3

8b Addr/Value pair Section Address: 0x0FFFF083

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.70 SFLASH_AV_PAIRS_8B4

8b Addr/Value pair Section Address: 0x0FFFF084

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.71 SFLASH_AV_PAIRS_8B5

8b Addr/Value pair Section

Address: 0x0FFF085 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.72 SFLASH_AV_PAIRS_8B6

8b Addr/Value pair Section Address: 0x0FFFF086

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.73 SFLASH_AV_PAIRS_8B7

8b Addr/Value pair Section

Address: 0x0FFFF087 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.74 SFLASH_AV_PAIRS_8B8

8b Addr/Value pair Section Address: 0x0FFFF088

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.75 SFLASH_AV_PAIRS_8B9

8b Addr/Value pair Section

Address: 0x0FFFF089 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.76 SFLASH_AV_PAIRS_8B10

8b Addr/Value pair Section Address: 0x0FFFF08A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description
7:0 DATA8 Address or Value Byte Default Value: X



11.1.77 SFLASH_AV_PAIRS_8B11

8b Addr/Value pair Section

Address: 0x0FFFF08B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.78 SFLASH_AV_PAIRS_8B12

8b Addr/Value pair Section Address: 0x0FFFF08C

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.79 SFLASH_AV_PAIRS_8B13

8b Addr/Value pair Section Address: 0x0FFFF08D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



SFLASH_AV_PAIRS_8B14 11.1.80

8b Addr/Value pair Section

Address: 0x0FFFF08E Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.81 SFLASH_AV_PAIRS_8B15

8b Addr/Value pair Section

Address: 0x0FFF08F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.82 SFLASH_AV_PAIRS_8B16

8b Addr/Value pair Section

Address: 0x0FFFF090 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.83 SFLASH_AV_PAIRS_8B17

8b Addr/Value pair Section

Address: 0x0FFFF091 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.84 SFLASH_AV_PAIRS_8B18

8b Addr/Value pair Section

Address: 0x0FFFF092 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.85 SFLASH_AV_PAIRS_8B19

8b Addr/Value pair Section

Address: 0x0FFFF093 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



SFLASH_AV_PAIRS_8B20 11.1.86

8b Addr/Value pair Section

Address: 0x0FFFF094 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.87 SFLASH_AV_PAIRS_8B21

8b Addr/Value pair Section

Address: 0x0FFFF095 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.88 SFLASH_AV_PAIRS_8B22

8b Addr/Value pair Section

Address: 0x0FFFF096 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.89 SFLASH_AV_PAIRS_8B23

8b Addr/Value pair Section

Address: 0x0FFFF097 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.90 SFLASH_AV_PAIRS_8B24

8b Addr/Value pair Section Address: 0x0FFFF098

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.91 SFLASH_AV_PAIRS_8B25

8b Addr/Value pair Section

Address: 0x0FFFF099 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.92 SFLASH_AV_PAIRS_8B26

8b Addr/Value pair Section Address: 0x0FFFF09A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description
7:0 DATA8 Address or Value Byte Default Value: X



11.1.93 SFLASH_AV_PAIRS_8B27

8b Addr/Value pair Section Address: 0x0FFFF09B

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.94 SFLASH_AV_PAIRS_8B28

8b Addr/Value pair Section Address: 0x0FFFF09C

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.95 SFLASH_AV_PAIRS_8B29

8b Addr/Value pair Section Address: 0x0FFFF09D

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.96 SFLASH_AV_PAIRS_8B30

8b Addr/Value pair Section

Address: 0x0FFFF09E Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.97 SFLASH_AV_PAIRS_8B31

8b Addr/Value pair Section

Address: 0x0FFFF09F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.98 SFLASH_AV_PAIRS_8B32

8b Addr/Value pair Section

Address: 0x0FFF0A0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.99 SFLASH_AV_PAIRS_8B33

8b Addr/Value pair Section

Address: 0x0FFF0A1
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.100 SFLASH_AV_PAIRS_8B34

8b Addr/Value pair Section Address: 0x0FFFF0A2

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.101 SFLASH_AV_PAIRS_8B35

8b Addr/Value pair Section Address: 0x0FFFF0A3

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.102 SFLASH_AV_PAIRS_8B36

8b Addr/Value pair Section Address: 0x0FFFF0A4 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name	DATA8 [7:0]								

BitsNameDescription7:0DATA8Address or Value Byte



11.1.103 SFLASH_AV_PAIRS_8B37

8b Addr/Value pair Section Address: 0x0FFFF0A5

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.104 SFLASH_AV_PAIRS_8B38

8b Addr/Value pair Section Address: 0x0FFFF0A6

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.105 SFLASH_AV_PAIRS_8B39

8b Addr/Value pair Section Address: 0x0FFFF0A7

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.106 SFLASH_AV_PAIRS_8B40

8b Addr/Value pair Section Address: 0x0FFFF0A8

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.107 SFLASH_AV_PAIRS_8B41

8b Addr/Value pair Section

Address: 0x0FFF0A9
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.108 SFLASH_AV_PAIRS_8B42

8b Addr/Value pair Section Address: 0x0FFFF0AA

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.109 SFLASH_AV_PAIRS_8B43

8b Addr/Value pair Section Address: 0x0FFFF0AB

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.110 SFLASH_AV_PAIRS_8B44

8b Addr/Value pair Section Address: 0x0FFFF0AC

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

 Bits
 Name
 Description

 7:0
 DATA8
 Address or V

Address or Value Byte Default Value: X



11.1.111 SFLASH_AV_PAIRS_8B45

8b Addr/Value pair Section Address: 0x0FFFF0AD

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.112 SFLASH_AV_PAIRS_8B46

8b Addr/Value pair Section

Address: 0x0FFFF0AE Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.113 SFLASH_AV_PAIRS_8B47

8b Addr/Value pair Section

Address: 0x0FFFF0AF
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.114 SFLASH_AV_PAIRS_8B48

8b Addr/Value pair Section Address: 0x0FFFF0B0

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.115 SFLASH_AV_PAIRS_8B49

8b Addr/Value pair Section Address: 0x0FFFF0B1

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.116 SFLASH_AV_PAIRS_8B50

8b Addr/Value pair Section Address: 0x0FFFF0B2

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.117 SFLASH_AV_PAIRS_8B51

8b Addr/Value pair Section

Address: 0x0FFF0B3 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.118 SFLASH_AV_PAIRS_8B52

8b Addr/Value pair Section Address: 0x0FFFF0B4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.119 SFLASH_AV_PAIRS_8B53

8b Addr/Value pair Section
Address: 0x0FFFF0B5
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		DATA8 [7:0]						

Bits Name Description
7:0 DATA8 Address or Value Byte Default Value: X



11.1.120 SFLASH_AV_PAIRS_8B54

8b Addr/Value pair Section Address: 0x0FFFF0B6

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.121 SFLASH_AV_PAIRS_8B55

8b Addr/Value pair Section Address: 0x0FFFF0B7

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.122 SFLASH_AV_PAIRS_8B56

8b Addr/Value pair Section Address: 0x0FFFF0B8

Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		None								
Name				DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.123 SFLASH_AV_PAIRS_8B57

8b Addr/Value pair Section Address: 0x0FFFF0B9

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.124 SFLASH_AV_PAIRS_8B58

8b Addr/Value pair Section Address: 0x0FFFF0BA

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.125 SFLASH_AV_PAIRS_8B59

8b Addr/Value pair Section Address: 0x0FFFF0BB

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.126 SFLASH_AV_PAIRS_8B60

8b Addr/Value pair Section Address: 0x0FFFF0BC

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.127 SFLASH_AV_PAIRS_8B61

8b Addr/Value pair Section Address: 0x0FFFF0BD

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.128 SFLASH_AV_PAIRS_8B62

8b Addr/Value pair Section

Address: 0x0FFF0BE Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.129 SFLASH_AV_PAIRS_8B63

8b Addr/Value pair Section

Address: 0x0FFFF0BF Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.130 SFLASH_AV_PAIRS_8B64

8b Addr/Value pair Section

Address: 0x0FFF0C0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.131 SFLASH_AV_PAIRS_8B65

8b Addr/Value pair Section Address: 0x0FFFF0C1

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.132 SFLASH_AV_PAIRS_8B66

8b Addr/Value pair Section
Address: 0x0FFFF0C2
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description
7:0 DATA8 Address or Value Byte Default Value: X



11.1.133 SFLASH_AV_PAIRS_8B67

8b Addr/Value pair Section Address: 0x0FFFF0C3

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.134 SFLASH_AV_PAIRS_8B68

8b Addr/Value pair Section Address: 0x0FFFF0C4

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.135 SFLASH_AV_PAIRS_8B69

8b Addr/Value pair Section Address: 0x0FFFF0C5

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.136 SFLASH_AV_PAIRS_8B70

8b Addr/Value pair Section

Address: 0x0FFFF0C6
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.137 SFLASH_AV_PAIRS_8B71

8b Addr/Value pair Section
Address: 0x0FFFF0C7
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Address or Value

Address or Value Byte Default Value: X



11.1.138 SFLASH_AV_PAIRS_8B72

8b Addr/Value pair Section

Address: 0x0FFF0C8 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.139 SFLASH_AV_PAIRS_8B73

8b Addr/Value pair Section

Address: 0x0FFFF0C9 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.140 SFLASH_AV_PAIRS_8B74

8b Addr/Value pair Section
Address: 0x0FFFF0CA
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		DATA8 [7:0]						

BitsNameDescription7:0DATA8Address or Value Byte Default Value: X



11.1.141 SFLASH_AV_PAIRS_8B75

8b Addr/Value pair Section Address: 0x0FFFF0CB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.142 SFLASH_AV_PAIRS_8B76

8b Addr/Value pair Section Address: 0x0FFFF0CC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.143 SFLASH_AV_PAIRS_8B77

8b Addr/Value pair Section

Address: 0x0FFFF0CD Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.144 SFLASH_AV_PAIRS_8B78

8b Addr/Value pair Section
Address: 0x0FFFF0CE
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

 Bits
 Name
 Description

 7:0
 DATA8
 Address or V

Address or Value Byte Default Value: X



11.1.145 SFLASH_AV_PAIRS_8B79

8b Addr/Value pair Section

Address: 0x0FFF0CF Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.146 SFLASH_AV_PAIRS_8B80

8b Addr/Value pair Section

Address: 0x0FFFF0D0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.147 SFLASH_AV_PAIRS_8B81

8b Addr/Value pair Section

Address: 0x0FFFF0D1
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.148 SFLASH_AV_PAIRS_8B82

8b Addr/Value pair Section

Address: 0x0FFFF0D2 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.149 SFLASH_AV_PAIRS_8B83

8b Addr/Value pair Section Address: 0x0FFFF0D3

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.150 SFLASH_AV_PAIRS_8B84

8b Addr/Value pair Section

Address: 0x0FFFF0D4 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.151 SFLASH_AV_PAIRS_8B85

8b Addr/Value pair Section Address: 0x0FFFF0D5 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name	DATA8 [7:0]								

 Bits
 Name
 Description

 7:0
 DATA8
 Address or V

Address or Value Byte Default Value: X



11.1.152 SFLASH_AV_PAIRS_8B86

8b Addr/Value pair Section Address: 0x0FFFF0D6

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.153 SFLASH_AV_PAIRS_8B87

8b Addr/Value pair Section Address: 0x0FFFF0D7 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

BitsNameDescription7:0DATA8Address or Value Byte Default Value: X



11.1.154 SFLASH_AV_PAIRS_8B88

8b Addr/Value pair Section Address: 0x0FFFF0D8

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		DATA8 [7:0]						

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.155 SFLASH_AV_PAIRS_8B89

8b Addr/Value pair Section

Address: 0x0FFFF0D9 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.156 SFLASH_AV_PAIRS_8B90

8b Addr/Value pair Section Address: 0x0FFFF0DA

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.157 SFLASH_AV_PAIRS_8B91

8b Addr/Value pair Section Address: 0x0FFFF0DB

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.158 SFLASH_AV_PAIRS_8B92

8b Addr/Value pair Section Address: 0x0FFFF0DC

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.159 SFLASH_AV_PAIRS_8B93

8b Addr/Value pair Section Address: 0x0FFFF0DD

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.160 SFLASH_AV_PAIRS_8B94

8b Addr/Value pair Section Address: 0x0FFFF0DE

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.161 SFLASH_AV_PAIRS_8B95

8b Addr/Value pair Section Address: 0x0FFFF0DF

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.162 SFLASH_AV_PAIRS_8B96

8b Addr/Value pair Section

Address: 0x0FFFF0E0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.163 SFLASH_AV_PAIRS_8B97

8b Addr/Value pair Section

Address: 0x0FFFF0E1
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.164 SFLASH_AV_PAIRS_8B98

8b Addr/Value pair Section

Address: 0x0FFF0E2 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte Default Value: X



11.1.165 SFLASH_AV_PAIRS_8B99

8b Addr/Value pair Section

Address: 0x0FFFF0E3
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.166 SFLASH_AV_PAIRS_8B100

8b Addr/Value pair Section Address: 0x0FFFF0E4

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.167 SFLASH_AV_PAIRS_8B101

8b Addr/Value pair Section

Address: 0x0FFF0E5 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.168 SFLASH_AV_PAIRS_8B102

8b Addr/Value pair Section

Address: 0x0FFF0E6
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.169 SFLASH_AV_PAIRS_8B103

8b Addr/Value pair Section

Address: 0x0FFFF0E7 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.170 SFLASH_AV_PAIRS_8B104

8b Addr/Value pair Section

Address: 0x0FFF0E8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.171 SFLASH_AV_PAIRS_8B105

8b Addr/Value pair Section

Address: 0x0FFF0E9
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.172 SFLASH_AV_PAIRS_8B106

8b Addr/Value pair Section Address: 0x0FFFF0EA

Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.173 SFLASH_AV_PAIRS_8B107

8b Addr/Value pair Section

Address: 0x0FFFF0EB Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.174 SFLASH_AV_PAIRS_8B108

8b Addr/Value pair Section

Address: 0x0FFFF0EC Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.175 SFLASH_AV_PAIRS_8B109

8b Addr/Value pair Section

Address: 0x0FFFF0ED Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.176 SFLASH_AV_PAIRS_8B110

8b Addr/Value pair Section

Address: 0x0FFF0EE Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.177 SFLASH_AV_PAIRS_8B111

8b Addr/Value pair Section

Address: 0x0FFFF0EF Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.178 SFLASH_AV_PAIRS_8B112

8b Addr/Value pair Section

Address: 0x0FFFF0F0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.179 SFLASH_AV_PAIRS_8B113

8b Addr/Value pair Section

Address: 0x0FFFF0F1 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.180 SFLASH_AV_PAIRS_8B114

8b Addr/Value pair Section

Address: 0x0FFFF0F2 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

Bits Name Description

Address or Value Byte Default Value: X 7:0 DATA8



11.1.181 SFLASH_AV_PAIRS_8B115

8b Addr/Value pair Section

Address: 0x0FFF0F3
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				DATA	8 [7:0]				

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.182 SFLASH_AV_PAIRS_8B116

8b Addr/Value pair Section

Address: 0x0FFF0F4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.183 SFLASH_AV_PAIRS_8B117

8b Addr/Value pair Section

Address: 0x0FFFF0F5 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.184 SFLASH_AV_PAIRS_8B118

8b Addr/Value pair Section

Address: 0x0FFF0F6 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.185 SFLASH_AV_PAIRS_8B119

8b Addr/Value pair Section

Address: 0x0FFF0F7
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.186 SFLASH_AV_PAIRS_8B120

8b Addr/Value pair Section

Address: 0x0FFF0F8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.187 SFLASH_AV_PAIRS_8B121

8b Addr/Value pair Section

Address: 0x0FFF0F9
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.188 SFLASH_AV_PAIRS_8B122

8b Addr/Value pair Section

Address: 0x0FFF0FA Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.189 SFLASH_AV_PAIRS_8B123

8b Addr/Value pair Section Address: 0x0FFFF0FB

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.190 SFLASH_AV_PAIRS_8B124

8b Addr/Value pair Section Address: 0x0FFFF0FC

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.191 SFLASH_AV_PAIRS_8B125

8b Addr/Value pair Section Address: 0x0FFFF0FD

Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.192 SFLASH_AV_PAIRS_8B126

8b Addr/Value pair Section

Address: 0x0FFFF0FE Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.193 SFLASH_AV_PAIRS_8B127

8b Addr/Value pair Section

Address: 0x0FFF0FF Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R'	W			
HW Access				No	ne			
Name				DATA	8 [7:0]			

Bits Name Description

7:0 DATA8 Address or Value Byte



11.1.194 SFLASH_AV_PAIRS_32B0

32b Addr/Value pair Section

Address: 0x0FFFF100 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				No	ne						
Name				DATA3	2 [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		RW									
HW Access		None									
Name		DATA32 [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				R'	W						
HW Access				No	ne						
Name				DATA32	[23:16]						
Bits	31	31 30 29 28 27 26 25 24									
SW Access		RW									
HW Access		None									
Name				DATA32	[31:24]						

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.195 SFLASH_AV_PAIRS_32B1

32b Addr/Value pair Section

Address: 0x0FFFF104 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access				R'	W						
HW Access				No	ne						
Name				DATA3	2 [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		RW									
HW Access		None									
Name		DATA32 [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access				R'	W						
HW Access				No	ne						
Name				DATA32	[23:16]						
Bits	31	31 30 29 28 27 26 25 24									
SW Access		RW									
HW Access		None									
Name				DATA32	[31:24]						

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.196 SFLASH_AV_PAIRS_32B2

32b Addr/Value pair Section

Address: 0x0FFFF108 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W	'				
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.197 SFLASH_AV_PAIRS_32B3

32b Addr/Value pair Section

Address: 0x0FFFF10C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.198 SFLASH_AV_PAIRS_32B4

32b Addr/Value pair Section

Address: 0x0FFFF110 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				No	ne					
Name				DATA	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W					
HW Access		None								
Name	DATA32 [15:8]									
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.199 SFLASH_AV_PAIRS_32B5

32b Addr/Value pair Section

Address: 0x0FFFF114
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			•	R'	W					
HW Access				No	ne					
Name				DATA3	32 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access				No	ne					
Name				DATA32	131.241					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.200 SFLASH_AV_PAIRS_32B6

32b Addr/Value pair Section

Address: 0x0FFFF118 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.201 SFLASH_AV_PAIRS_32B7

32b Addr/Value pair Section

Address: 0x0FFFF11C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				No	ne					
Name				DATA	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W					
HW Access		None								
Name	DATA32 [15:8]									
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.202 SFLASH_AV_PAIRS_32B8

32b Addr/Value pair Section

Address: 0x0FFFF120 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.203 SFLASH_AV_PAIRS_32B9

32b Addr/Value pair Section

Address: 0x0FFFF124 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.204 SFLASH_AV_PAIRS_32B10

32b Addr/Value pair Section

Address: 0x0FFFF128 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				No	ne					
Name				DATA	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W					
HW Access		None								
Name	DATA32 [15:8]									
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.205 SFLASH_AV_PAIRS_32B11

32b Addr/Value pair Section

Address: 0x0FFFF12C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	N					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R\	N					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R\	N					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		RW								
HW Access				No	ne					
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.206 SFLASH_AV_PAIRS_32B12

32b Addr/Value pair Section

Address: 0x0FFFF130 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R	W					
HW Access				No	ne					
Name				DATA	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R	W					
HW Access		None								
Name	DATA32 [15:8]									
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.207 SFLASH_AV_PAIRS_32B13

32b Addr/Value pair Section

Address: 0x0FFFF134 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA3	2 [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access				R'	W					
HW Access		None								
Name		DATA32 [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	31 30 29 28 27 26 25 24								
SW Access		RW								
HW Access		None								
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.208 SFLASH_AV_PAIRS_32B14

32b Addr/Value pair Section

Address: 0x0FFFF138 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA32 [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	None									
Name				DATA3	2 [15:8]					
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[31:24]					

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.209 SFLASH_AV_PAIRS_32B15

32b Addr/Value pair Section

Address: 0x0FFFF13C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	None								
Name		DATA32 [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access	RW								
HW Access	None								
Name				DATA3	2 [15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				No	ne				
Name				DATA32	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				R	W				
HW Access				No	ne				
Name				DATA32	[31:24]				

Bits Name Description

31:0 DATA32 Address or Value Word



11.1.210 SFLASH_CPUSS_WOUNDING

CPUSS Wounding Register

Address: 0x0FFFF140 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA32 [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access	None									
Name				DATA3	2 [15:8]					
Bits	23	23 22 21 20 19 18 17 16								
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				R'	W					
HW Access				No	ne					
Name				DATA32	[31:24]					

Bits Name Description

31 : 0 DATA32 Data to use for register



11.1.211 SFLASH_SILICON_ID

Silicon ID

Address: 0x0FFFF144
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	None								
Name				ID [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access	RW								
HW Access	None								
Name				ID [1	5:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None	31:241				

Bits	Name	Description
15:0	ID	Silicon ID
		Default Value: X



11.1.212 SFLASH_CPUSS_PRIV_RAM

RAM Privileged Limit
Address: 0x0FFFF148
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access				R\	N					
HW Access		R								
Name		RAM_PROT_LIMIT [7:0]								
Bits	15	15 14 13 12 11 10 9								
SW Access				None				RW		
HW Access				None				R		
		None [15:9]								

Bits	Name	Description
------	------	-------------

8:0 RAM_PROT_LIMIT

Indicates the limit where the privileged area of SRAM starts in increments of 256 Bytes.

"0": Entire SRAM is Privileged.

"1": First 256 Bytes are User accessable.

Any number larger than the size of the SRAM indicates that the entire SRAM is user mode accessible.



11.1.213 SFLASH_CPUSS_PRIV_ROM_BROM

Boot ROM Privileged Limit Address: 0x0FFFF14A Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access	R										
Name	BROM_PROT_LIMIT [7:0]										
Bits	15	15 14 13 12 11 10 9 8									
SW Access		None									
HW Access				No	ne						
	None [15:8]										

Bits	Name	Description
7:0	BROM_PROT_LIMIT	Indicates the limit where the privileged area of the Boot ROM partition starts in increments of 256 Bytes. "0": Entire Boot ROM is Privileged. "1": First 256 Bytes are User accessable.
		BROM_PROT_LIMIT >= "Boot ROM partition capacity": Entire Boot ROM partition is user mode accessible. Default Value: 0



11.1.214 SFLASH_CPUSS_PRIV_FLASH

Flash Privileged Limit
Address: 0x0FFFF14C
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	RW								
HW Access	R								
Name	FLASH_PROT_LIMIT [7:0]								
Bits	15	14	13	10	9	8			
SW Access			None			RW			
-			R						
HW Access			None				11		

Bits	Name	Description

10:0 FLASH_PROT_LIMIT

Indicates the limit where the privileged area of flash starts in increments of 256 Bytes.

Any number larger than the size of the flash indicates that the entire flash is user mode accessible. Note that SuperVisory rows are always User accessable.

If FLASH_PROT_LIMIT defines a non-empty privileged area, the boot ROM will assume that a system call table exists at the beginning of the Flash privileged area and use it for all SystemCalls made using SYSREQ.

[&]quot;0": Entire flash is Privileged.

[&]quot;1": First 256 Bytes are User accessable.



11.1.215 SFLASH_CPUSS_PRIV_ROM_SROM

System ROM Privileged Limit

Address: 0x0FFFF14E Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		R								
Name		SROM_PROT_LIMIT [7:0]								
Bits	15	14	10	9	8					
SW Access		None								
HW Access			No	ne			R			
Name			SROM_PROT_LIMIT [9:8]							

Bits	Name	

9:0 SROM_PROT_LIMIT

Indicates the limit where the privileged area of System ROM partition starts in increments of 256 Bytes. The limit is wrt. the start of the ROM memory (start of the Boot ROM partition).

SROM_PROT_LIMIT * 256 Byte <= "Boot ROM partition capacity": Entire System ROM is Privileged.

SROM_PROT_LIMIT * 256 Byte > "Boot ROM partition capacity": First SROM_PROT_LIMIT * 256 - "Boot ROM partition capacity" Bytes are User accessable.

...

 ${\sf SROM_PROT_LIMIT} >= "{\sf ROM \ capacity}" : {\sf Entire \ System \ ROM \ is \ user \ mode \ accessible}.$

Default Value: 0

Description



11.1.216 SFLASH_HIB_KEY_DELAY

Hibernate wakeup value for PWR_KEY_DELAY

Address: 0x0FFFF150 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		R									
Name		WAKEUP_HOLDOFF [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access			No	ne			RW				
HW Access		None						R			
Name	None [15:10] WAKEUP_HOLI										

Bits	Name	Description
9:0	WAKEUP_HOLDOFF	Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. Default Value: X



11.1.217 SFLASH_DPSLP_KEY_DELAY

DeepSleep wakeup value for PWR_KEY_DELAY

Address: 0x0FFFF152 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access		R								
Name		WAKEUP_HOLDOFF [7:0]								
Bits	15	14	13	12	11	10	9	8		
SW Access			No	one			RW			
HW Access		None						R		
Name	None [15:10] WAKEUP_HOLDOFF [9:8									

Bits	Name	Description
9:0	WAKEUP_HOLDOFF	Delay (in 12MHz IMO clock cycles) to wait for references to settle on wakeup from hibernate/ deepsleep. PBOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. Default Value: X



11.1.218 SFLASH_SWD_CONFIG

SWD pinout selector (not present in TSG4/TSG5-M)

Address: 0x0FFFF154 Retention: Retained

Bits	7 6 5 4 3 2 1									
SW Access	None									
HW Access		None								
Name				None [7:1]				SWD_SELE CT		

Bits	Name	Description
0	SWD_SELECT	0: Use Primary

0: Use Primary SWD location1: Use Alternate SWD location



11.1.219 SFLASH_SWD_LISTEN

Listen Window Length Address: 0x0FFFF158 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access	None										
Name				CYCLE	S [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access		RW									
HW Access	None										
Name				CYCLE	S [15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				R'	W						
HW Access				No	ne						
Name				CYCLES	S [23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				R'	W						
HW Access				No	ne						
Name				CYCLES	S [31:24]						

Bits Name Description

31:0 CYCLES Number of clock cycles



11.1.220 SFLASH_FLASH_START

Flash Image Start Address
Address: 0x0FFFF15C
Retention: Retained

Bits	7	6	5	4	3	2	1	0						
SW Access		RW												
HW Access		None												
Name		ADDRESS [7:0]												
Bits	15	14	13	12	11	10	9	8						
SW Access		RW												
HW Access		None												
Name		ADDRESS [15:8]												
Bits	23	22	21	20	19	18	17	16						
SW Access				R'	W									
HW Access				No	ne									
Name				ADDRES	S [23:16]									
Bits	31	30	29	28	27	26	25	24						
SW Access				R'	W									
HW Access				No	ne									
Name				ADDRES	S [31:24]		ADDRESS [31:24]							

Bits Name Description

31:0 ADDRESS Start Address Default Value: X



11.1.221 SFLASH_CSD_TRIM1_HVIDAC

CSD Trim Data for HVIDAC operation

Address: 0x0FFFF160 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		TRIM8 [7:0]									

Bits Name Description
7:0 TRIM8 Trim data
Default Value: X



11.1.222 SFLASH_CSD_TRIM2_HVIDAC

CSD Trim Data for HVIDAC operation

Address: 0x0FFFF161 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		TRIM8 [7:0]									

Bits Name Description
7:0 TRIM8 Trim data
Default Value: X



11.1.223 SFLASH_CSD_TRIM1_CSD

CSD Trim Data for (normal) CSD operation

Address: 0x0FFFF162 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		TRIM8 [7:0]									

Bits Name Description
7:0 TRIM8 Trim data
Default Value: X



11.1.224 SFLASH_CSD_TRIM2_CSD

CSD Trim Data for (normal) CSD operation

Address: 0x0FFFF163 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				TRIM	3 [7:0]				

BitsNameDescription7:0TRIM8Trim data
Default Value: X



11.1.225 SFLASH_SKIP_CHECKSUM

Checksum Skip Option Register

Address: 0x0FFFF169 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				SKIP	[7:0]				

Bits Name Description

7:0 SKIP 0: Perform checksum check (see CHECKSUM fueld below)

1: Skip checksum check >1: Undefined - do not use



11.1.226 SFLASH_INITIAL_PWR_BG_TRIM1

SRSSLT BG Vref trim used during boot

Address: 0x0FFFF16A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	No	ne	RW						
HW Access	No	ne	R						
Name	None	e [7:6]	REF_ITRIM [5:0]						

Bits Name Description

5:0 REF_ITRIM See PWR_BG_TRIM2 in SRSSLT



11.1.227 SFLASH_INITIAL_PWR_BG_TRIM1_INV

SRSSLT BG Vref trim used during boot

Address: 0x0FFFF16B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	No	ne	RW						
HW Access	No	ne	R						
Name	None	e [7:6]	REF_ITRIM [5:0]						

Bits Name Description

5:0 REF_ITRIM See PWR_BG_TRIM2 in SRSSLT



11.1.228 SFLASH_INITIAL_PWR_BG_TRIM2

SRSSLT BG Iref trim used during boot

Address: 0x0FFFF16C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None		RW						
HW Access	No	ne	R						
Name	None	e [7:6]	REF_ITRIM [5:0]						

Bits Name Description

5:0 REF_ITRIM See PWR_BG_TRIM2 in SRSSLT



11.1.229 SFLASH_INITIAL_PWR_BG_TRIM2_INV

SRSSLT BG Iref trim used during boot

Address: 0x0FFFF16D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None		RW						
HW Access	No	ne	R						
Name	None	e [7:6]	REF_ITRIM [5:0]						

Bits Name Description

5:0 REF_ITRIM See PWR_BG_TRIM2 in SRSSLT



11.1.230 SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0

FLASH IDAC trim used during boot

Address: 0x0FFFF16E Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW		RW						
HW Access		R R								
Name		SLOPE [7:5]				IDAC [4:0]				

Bits	Name	Description
7:5	SLOPE	See SPCIF_TRIM1 Default Value: 0
4:0	IDAC	See SPCIF_TRIM1 Default Value: 0



11.1.231 SFLASH_INITIAL_SPCIF_TRIM_M0_DAC0_INV

FLASH IDAC trim used during boot

Address: 0x0FFFF16F Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW		RW						
HW Access	R R									
Name		SLOPE [7:5]		IDAC [4:0]						

Bits	Name	Description
7:5	SLOPE	See SPCIF_TRIM1 Default Value: 0
4:0	IDAC	See SPCIF_TRIM1 Default Value: 0



11.1.232 SFLASH_PROT_VIRGINKEY0

Virgin Protection Mode Key

Address: 0x0FFFF170 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				KEY8	[7:0]				



11.1.233 SFLASH_PROT_VIRGINKEY1

Virgin Protection Mode Key

Address: 0x0FFFF171 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name				KEY8	[7:0]				



11.1.234 SFLASH_PROT_VIRGINKEY2

Virgin Protection Mode Key

Address: 0x0FFFF172 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	KEY8 [7:0]							



11.1.235 SFLASH_PROT_VIRGINKEY3

Virgin Protection Mode Key

Address: 0x0FFFF173 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	KEY8 [7:0]							



11.1.236 SFLASH_PROT_VIRGINKEY4

Virgin Protection Mode Key

Address: 0x0FFFF174 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access		None						
Name	KEY8 [7:0]							



11.1.237 SFLASH_PROT_VIRGINKEY5

Virgin Protection Mode Key

Address: 0x0FFFF175 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	KEY8 [7:0]							



11.1.238 SFLASH_PROT_VIRGINKEY6

Virgin Protection Mode Key

Address: 0x0FFFF176 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	KEY8 [7:0]							



11.1.239 SFLASH_PROT_VIRGINKEY7

Virgin Protection Mode Key

Address: 0x0FFFF177 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	KEY8 [7:0]							



11.1.240 SFLASH_DIE_LOT0

Lot Number (3 bytes)
Address: 0x0FFFF178
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	LOT [7:0]							

Bits	Name	Description
7:0	LOT	Lot Number Byte Default Value: X



11.1.241 SFLASH_DIE_LOT1

Lot Number (3 bytes)
Address: 0x0FFFF179
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	LOT [7:0]							

Bits	Name	Description
7:0	LOT	Lot Number Byte Default Value: X



11.1.242 SFLASH_DIE_LOT2

Lot Number (3 bytes)
Address: 0x0FFFF17A
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name	LOT [7:0]							

Bits	Name	Description
7:0	LOT	Lot Number Byte
		Default Value: X



11.1.243 SFLASH_DIE_WAFER

Wafer Number

Address: 0x0FFFF17B Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	WAFER [7:0]							

BitsNameDescription7:0WAFERWafer Number
Default Value: X



11.1.244 SFLASH_DIE_X

X Position on Wafer, CRI Pass/Fail Bin

Address: 0x0FFFF17C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name	X [7:0]										

Bits	Name	Description
7:0	Χ	X Position
		Default Value: X



11.1.245 SFLASH_DIE_Y

Y Position on Wafer, CHI Pass/Fail Bin

Address: 0x0FFFF17D Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	RW										
HW Access		None									
Name	Y [7:0]										

Bits	Name	Description
7:0	Υ	Y Position
		Default Value: X



11.1.246 SFLASH_DIE_SORT

Sort1/2/3 Pass/Fail Bin Address: 0x0FFFF17E Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None		RW	RW	RW	RW	RW	RW
HW Access	None		None	None	None	None	None	None
Name	None [7:6]		ENG_PASS	CHI_PASS	CRI_PASS	S3_PASS	S2_PASS	S1_PASS

Bits	Name	Description
5	ENG_PASS	ENG Pass Bin Default Value: X
4	CHI_PASS	CHI Pass Bin (1) or 0 (Fail Bin) Default Value: X
3	CRI_PASS	CRI Pass Bin (1) or 0 (Fail Bin) Default Value: X
2	S3_PASS	SORT3 Pass Bin (1) or 0 (Fail Bin) Default Value: X
1	S2_PASS	SORT2 Pass Bin (1) or 0 (Fail Bin) Default Value: X
0	S1_PASS	SORT1 Pass Bin (1) or 0 (Fail Bin) Default Value: X



11.1.247 SFLASH_DIE_MINOR

Minor Revision Number Address: 0x0FFFF17F Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access	None									
Name	MINOR [7:0]									

Bits Name Description

7:0 MINOR Minor revision number

Default Value: X



11.1.248 SFLASH_PE_TE_DATA0

PE/TE Data

Address: 0x0FFFF180 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA8 [7:0]								



11.1.249 SFLASH_PE_TE_DATA1

PE/TE Data

Address: 0x0FFFF181 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA8 [7:0]								



11.1.250 SFLASH_PE_TE_DATA2

PE/TE Data

Address: 0x0FFFF182 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA8 [7:0]								



11.1.251 SFLASH_PE_TE_DATA3

PE/TE Data

Address: 0x0FFFF183 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name	DATA8 [7:0]										



11.1.252 SFLASH_PE_TE_DATA4

PE/TE Data

Address: 0x0FFFF184 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	RW									
HW Access		None								
Name		DATA8 [7:0]								



11.1.253 SFLASH_PE_TE_DATA5

PE/TE Data

Address: 0x0FFFF185 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.254 SFLASH_PE_TE_DATA6

PE/TE Data

Address: 0x0FFFF186 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.255 SFLASH_PE_TE_DATA7

PE/TE Data

Address: 0x0FFFF187 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.256 SFLASH_PE_TE_DATA8

PE/TE Data

Address: 0x0FFFF188 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.257 SFLASH_PE_TE_DATA9

PE/TE Data

Address: 0x0FFFF189 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.258 SFLASH_PE_TE_DATA10

PE/TE Data

Address: 0x0FFFF18A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.259 SFLASH_PE_TE_DATA11

PE/TE Data

Address: 0x0FFFF18B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.260 SFLASH_PE_TE_DATA12

PE/TE Data

Address: 0x0FFFF18C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.261 SFLASH_PE_TE_DATA13

PE/TE Data

Address: 0x0FFFF18D Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.262 SFLASH_PE_TE_DATA14

PE/TE Data

Address: 0x0FFFF18E Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.263 SFLASH_PE_TE_DATA15

PE/TE Data

Address: 0x0FFFF18F Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.264 SFLASH_PE_TE_DATA16

PE/TE Data

Address: 0x0FFFF190 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.265 SFLASH_PE_TE_DATA17

PE/TE Data

Address: 0x0FFFF191 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.266 SFLASH_PE_TE_DATA18

PE/TE Data

Address: 0x0FFFF192 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.267 SFLASH_PE_TE_DATA19

PE/TE Data

Address: 0x0FFFF193 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.268 SFLASH_PE_TE_DATA20

PE/TE Data

Address: 0x0FFFF194 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.269 SFLASH_PE_TE_DATA21

PE/TE Data

Address: 0x0FFFF195 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.270 SFLASH_PE_TE_DATA22

PE/TE Data

Address: 0x0FFFF196 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.271 SFLASH_PE_TE_DATA23

PE/TE Data

Address: 0x0FFFF197 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.272 SFLASH_PE_TE_DATA24

PE/TE Data

Address: 0x0FFFF198 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.273 SFLASH_PE_TE_DATA25

PE/TE Data

Address: 0x0FFFF199 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.274 SFLASH_PE_TE_DATA26

PE/TE Data

Address: 0x0FFFF19A Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.275 SFLASH_PE_TE_DATA27

PE/TE Data

Address: 0x0FFFF19B Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.276 SFLASH_PE_TE_DATA28

PE/TE Data

Address: 0x0FFFF19C Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		DATA8 [7:0]							



11.1.277 SFLASH_PE_TE_DATA29

PE/TE Data

Address: 0x0FFFF19D Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							



11.1.278 SFLASH_PE_TE_DATA30

PE/TE Data

Address: 0x0FFFF19E Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							



11.1.279 SFLASH_PE_TE_DATA31

PE/TE Data

Address: 0x0FFFF19F Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	RW							
HW Access	None							
Name	DATA8 [7:0]							



11.1.280 SFLASH_PP

Preprogram Settings
Address: 0x0FFFF1A0
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				No	one			
Name				PERIC	DD [7:0]			
Bits	15	15 14 13 12 11 10 9						
SW Access				R	W			
HW Access		None						
Name		PERIOD [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				No	one			
Name				PERIOD	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access		R	W			R	W	
HW Access	None None							
Name		NDAC	[31:28]			PDAC	[27:24]	

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.281 SFLASH_E

Erase Settings

Address: 0x0FFFF1A4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				PERIC	D [7:0]				
Bits	15	15 14 13 12 11 10 9							
SW Access		RW							
HW Access		None							
Name		PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				No	ne				
Name				PERIO	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		R	W			R	RW		
HW Access	None None								
Name		NDAC	[31:28]			PDAC	[27:24]		

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.282 SFLASH_P

Program Settings

Address: 0x0FFFF1A8
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				PERIC	D [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access				R	W				
HW Access		None							
Name		PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				No	ne				
Name				PERIOD	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		R	W		RW				
HW Access		None				None			
Name		NDAC	[31:28]			PDAC	[27:24]		

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.283 SFLASH_EA_E

Erase All - Erase Settings Address: 0x0FFFF1AC Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				PERIO	D [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		RW							
HW Access		None							
Name	PERIOD [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				R'	N				
HW Access				No	ne				
Name				PERIOD	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		R	W			R	W		
HW Access	None None					one			
Name		NDAC [31:28] PDAC [27:24]							

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.284 SFLASH_EA_P

Erase All - Program Settings

Address: 0x0FFFF1B0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access				No	ne				
Name				PERIC	D [7:0]				
Bits	15	15 14 13 12 11 10 9							
SW Access		RW							
HW Access		None							
Name		PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				No	ne				
Name				PERIOD	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		R	W			R	RW		
HW Access	None				No	one			
Name		NDAC	[31:28]			PDAC	[27:24]		

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.285 SFLASH_ES_E

Erase Sector - Erase Settings

Address: 0x0FFFF1B4 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		RW								
HW Access				No	ne					
Name				PERIC	DD [7:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		RW								
HW Access		None								
Name		PERIOD [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				R	W					
HW Access				No	one					
Name				PERIO	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		R	W			R	W			
HW Access		None None								
Name		NDAC	[31:28]			PDAC	[27:24]			

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23 : 0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.286 SFLASH_ES_P_EO

Erase Sector - Program EO Settings

Address: 0x0FFFF1B8 Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access		RW							
HW Access				No	ne				
Name				PERIC	D [7:0]				
Bits	15	15 14 13 12 11 10 9 8							
SW Access				R	W	'			
HW Access				No	ne				
Name		PERIOD [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				R	W				
HW Access				No	ne				
Name				PERIOD	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW RW								
HW Access	None None					one			
Name		NDAC	[31:28]			PDAC	[27:24]		

Bits	Name	Description
31 : 28	NDAC	NDAC input. Each increment in NDAC causes an increase of ~0.10V in VNEG Default Value: X
27 : 24	PDAC	PDAC input. Each increment in PDAC causes an increase of ~0.10V in VPOS Default Value: X
23:0	PERIOD	Period of timer in clk_spcif_timer ticks. For regular FLASH, clock is 36MHz from dedicated oscillator. For FLASH-Lite, clock is same as clk_hf, which must be set to 48MHz for 48MHz devices and 12MHz for max 16MHz devices Default Value: X



11.1.287 SFLASH_IMO_TCTRIM_LT0

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.288 SFLASH_IMO_TCTRIM_LT1

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CD Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.289 SFLASH_IMO_TCTRIM_LT2

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1CE Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.290 SFLASH_IMO_TCTRIM_LT3

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFF1CF Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.291 SFLASH_IMO_TCTRIM_LT4

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹			R				
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.292 SFLASH_IMO_TCTRIM_LT5

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D1 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.293 SFLASH_IMO_TCTRIM_LT6

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D2 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.294 SFLASH_IMO_TCTRIM_LT7

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D3 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.295 SFLASH_IMO_TCTRIM_LT8

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D4 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.296 SFLASH_IMO_TCTRIM_LT9

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D5 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.297 SFLASH_IMO_TCTRIM_LT10

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D6 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.298 SFLASH_IMO_TCTRIM_LT11

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D7 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.299 SFLASH_IMO_TCTRIM_LT12

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D8 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.300 SFLASH_IMO_TCTRIM_LT13

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1D9 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.301 SFLASH_IMO_TCTRIM_LT14

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DA Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.302 SFLASH_IMO_TCTRIM_LT15

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DB Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.303 SFLASH_IMO_TCTRIM_LT16

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DC Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R	W	RW						
HW Access	None	F	R		R					
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.304 SFLASH_IMO_TCTRIM_LT17

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DD Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.305 SFLASH_IMO_TCTRIM_LT18

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DE Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.306 SFLASH_IMO_TCTRIM_LT19

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1DF Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.307 SFLASH_IMO_TCTRIM_LT20

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E0 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.308 SFLASH_IMO_TCTRIM_LT21

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E1
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.309 SFLASH_IMO_TCTRIM_LT22

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E2 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.310 SFLASH_IMO_TCTRIM_LT23

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E3 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.311 SFLASH_IMO_TCTRIM_LT24

IMO TempCo Trim Register (SRSS-Lite)

Address: 0x0FFFF1E4
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	R'	W	RW						
HW Access	None	F	₹	R						
Name	None	TCTRI	TCTRIM [6:5]		STEPSIZE [4:0]					

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16



11.1.312 SFLASH_IMO_TRIM_LT0

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E5 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.313 SFLASH_IMO_TRIM_LT1

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E6 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.314 SFLASH_IMO_TRIM_LT2

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E7 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		OFFSET [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.315 SFLASH_IMO_TRIM_LT3

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E8 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		RW							
HW Access		None							
Name		OFFSET [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.316 SFLASH_IMO_TRIM_LT4

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1E9 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.317 SFLASH_IMO_TRIM_LT5

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EA Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.318 SFLASH_IMO_TRIM_LT6

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EB Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.319 SFLASH_IMO_TRIM_LT7

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.320 SFLASH_IMO_TRIM_LT8

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1ED Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.321 SFLASH_IMO_TRIM_LT9

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EE Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.322 SFLASH_IMO_TRIM_LT10

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1EF Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.323 SFLASH_IMO_TRIM_LT11

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F0 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.324 SFLASH_IMO_TRIM_LT12

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F1
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.325 SFLASH_IMO_TRIM_LT13

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F2 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.326 SFLASH_IMO_TRIM_LT14

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F3
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.327 SFLASH_IMO_TRIM_LT15

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.328 SFLASH_IMO_TRIM_LT16

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F5 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.329 SFLASH_IMO_TRIM_LT17

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F6 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.330 SFLASH_IMO_TRIM_LT18

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F7 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.331 SFLASH_IMO_TRIM_LT19

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1F8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.332 SFLASH_IMO_TRIM_LT20

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFFF1F9
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.333 SFLASH_IMO_TRIM_LT21

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FA Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		None						
Name		OFFSET [7:0]						

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.334 SFLASH_IMO_TRIM_LT22

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FB Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access		None										
Name				OFFSE	T [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.335 SFLASH_IMO_TRIM_LT23

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FC Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access		None										
Name				OFFSE	T [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.336 SFLASH_IMO_TRIM_LT24

IMO Frequency Trim Register (SRSS-Lite)

Address: 0x0FFF1FD Retention: Retained

Bits	7	6	5	4	3	2	1	0				
SW Access		RW										
HW Access		None										
Name				OFFSE	T [7:0]							

Bits	Name	Description
7:0	OFFSET	Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. Default Value: X



11.1.337 SFLASH_CHECKSUM

Boot Checksum

Address: 0x0FFFF1FE Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		None									
Name		CHECKSUM [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access				R\	N						
HW Access				No	ne						
Name				CHECKS	JM [15:8]						

Bits	Name	Description	
15:0	CHECKSUM	Checksum of fixed data checked during boot.	This checksum

Checksum of fixed data checked during boot. This checksum covers all of rows 1,2,3 of macro $0 + row\ 3$ of macro 1 (except this checksum, and row 3 of macro 1 only if it exists). Default Value: X

12 SPCIF Registers



This section discusses the SPCIF registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

12.1 SPCIF Register Mapping Details

Register Name	Address
SPCIF_GEOMETRY	0x40110000
SPCIF_INTR	0x401107F0
SPCIF_INTR_SET	0x401107F4
SPCIF_INTR_MASK	0x401107F8
SPCIF_INTR_MASKED	0x401107FC



12.1.1 SPCIF_GEOMETRY

Flash/NVL geometry information

Address: 0x40110000 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		R									
HW Access				,	W						
Name	<u> </u>			FLAS	H [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access					R						
HW Access				,	W						
Name		FLASH [15:8]									
Bits	23	22	21	20	19	18	17	16			
SW Access	F	₹	F	₹	R						
HW Access	V	V	V	V	W						
Name	FLASH_R(OW [23:22]	NUM_FLA	SH [21:20]		SFLASI	H [19:16]				
Bits	31	30	29	28	27	26	25	24			
SW Access	RW				None						
HW Access	None		None								
Name	DE_CPD_L		None [30:24]								

Bits	Name	Description
31	DE_CPD_LP	0': SRAM busy wait loop has not been copied. '1': Busy wait loop has been written into SRAM. Default Value: 0
23:22	FLASH_ROW	Page size in 64 Byte multiples (chip dependent): "0": 64 byte "1": 128 byte "2": 192 byte "3": 256 byte

The page size is used to determine the number of Bytes in a page for Flash page based operations (e.g. PGM_PAGE).

Note: the field name FLASH_ROW is misleading, as this field specifies the number of Bytes in a page, rather than the number of Bytes in a row. In a single plane flash macro architecture, a page consists of a single row. However, in a multi plane flash macro architecture, a page consists of multiple rows from different planes.

Default Value: Undefined



12.1.1 SPCIF_GEOMETRY (continued)

21:20 NUM_FLASH Number of flash macros (chip dependent):

"0": 1 flash macro
"1": 2 flash macros
"2": 3 flash macros
"3": 4 flash macros
Default Value: Undefined

19:16 SFLASH Supervisory flash capacity in 256 Byte multiples (chip dependent). If multiple flash macros are

present, this field provides the supervisory flash capacity of all flash macros together:

"0": 256 Bytes. "1": 2*256 Bytes.

• • •

"15": 16*256 Bytes. Default Value: Undefined

15:0 FLASH Regular flash capacity in 256 Byte multiples (chip dependent). If multiple flash macros are pres-

ent, this field provides the flash capacity of all flash macros together:

"0": 256 Bytes. "1": 2*256 Bytes.

..

"65535": 65536*256 Bytes. Default Value: Undefined



12.1.2 SPCIF_INTR

SPCIF interrupt request register

Address: 0x401107F0
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access		None								
Name		None [7:1]								
Bits	15	5 14 13 12 11 10 9								
SW Access		None								
HW Access		None								
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	one					
Name				None	[31:24]					

DITS	Name	Description
0	TIMER	Timer counter value reaches "0". Set to '1', when event is detected. Write INTR field with '1', to clear bit. Write INTR_SET field with '1', to set bit. Default Value: 0



12.1.3 SPCIF_INTR_SET

SPCIF interrupt set request register

Address: 0x401107F4
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	None										
HW Access		None									
Name		None [7:1] TI									
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access				No	ne						
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31:24]						

Bits	Name	Description
0	TIMER	Write INTR_SET field with '1' to set corresponding INTR field.



12.1.4 SPCIF_INTR_MASK

SPCIF interrupt mask register

Address: 0x401107F8
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	None								
HW Access	W Access None							R	
Name		None [7:1]							
Bits	15	14	13	12	11	10	9	8	
SW Access				No	ne			1	
HW Access				No	one				
Name				None	[15:8]				
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	one				
HW Access				No	one				
Name				None	[31:24]				

Bits	Name	Description
0	TIMER	Mask for corresponding field in INTR register. Default Value: 0



12.1.5 SPCIF_INTR_MASKED

SPCIF interrupt masked request register

Address: 0x401107FC Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None									
HW Access	HW Access None							W		
Name		None [7:1]								
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access				No	one					
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
0	TIMER	Logical and of corresponding request and mask fields. Default Value: 0

13 SRSSLT Registers



This section discusses the SRSSLT registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

13.1 SRSSLT Register Mapping Details

Register Name	Address
PWR_CONTROL	0x40030000
PWR_KEY_DELAY	0x40030004
PWR_DDFT_SELECT	0x4003000C
TST_MODE	0x40030014
CLK_SELECT	0x40030028
CLK_ILO_CONFIG	0x4003002C
CLK_IMO_CONFIG	0x40030030
CLK_DFT_SELECT	0x40030034
WDT_DISABLE_KEY	0x40030038
WDT_COUNTER	0x4003003C
WDT_MATCH	0x40030040
SRSS_INTR	0x40030044
SRSS_INTR_SET	0x40030048
SRSS_INTR_MASK	0x4003004C
RES_CAUSE	0x40030054
CLK_IMO_SELECT	0x40030F08
CLK_IMO_TRIM1	0x40030F0C
CLK_IMO_TRIM2	0x40030F10
PWR_PWRSYS_TRIM1	0x40030F14
CLK_IMO_TRIM3	0x40030F18



13.1.1 PWR_CONTROL

Power Mode Control Address: 0x40030000 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	No	ne	R	R			R			
HW Access	No	ne	RW	RW	RW					
Name	None	[7:6]	LPM_READ Y	DEBUG_SE SSION		POWER_	MODE [3:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access				No	ne					
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access	RW		None			R	RW	RW		
HW Access	A		None		RW		R	R		
Name	EXT_VCCD		None [22:20]		SPARE	[19:18]	OVER_TEM P_THRESH	OVER_TEM P_EN		
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					

Bits	Name	Description
23	EXT_VCCD	Always write 0 except as noted below.
		PSoC4-S0 and Streetfighter CapSense products may set this bit if Vccd is provided externally (on Vccd pin). Setting this bit turns off the active regulator and will lead to system reset (BOD) unless both Vddd and Vccd pins are supplied externally. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0
19 : 18	SPARE	Spare AHB readback bits that are hooked to PWR_PWRSYS_TRIM1.SPARE_TRIM[1:0] through spare logic equivalent to bitwise inversion. Engineering only. Default Value: 0
17	OVER_TEMP_THRESH	Over-temperature threshold. 0: TEMP_HIGH condition occurs between 120C and 125C. 1: TEMP_HIGH condition occurs between 60C and 75C (used for testing). Default Value: 0
16	OVER_TEMP_EN	Enables the die over temperature sensor. Must be enabled when using the TEMP_HIGH interrupt. Default Value: 0



13.1.1 PWR_CONTROL (continued)

5 LPM_READY Indicates whether the low power mode regulator is ready to enter DEEPSLEEP mode.

0: If DEEPSLEEP mode is requested, device will enter SLEEP mode. When low power regula-

tors are ready, device will automatically enter the originally requested mode.

1: Normal operation. DEEPSLEEP works as described.

Default Value: 0

4 DEBUG_SESSION Indicates whether a debug session is active (CDBGPWRUPREQ signal is 1)

Default Value: 0

0x0: NO_SESSION:No debug session active

0x1: SESSION_ACTIVE: Debug session is active

3:0 POWER_MODE Current power mode of the device. Note that this field cannot be read in all power modes on

actual silicon. Default Value: 0

0x0: RESET: RESET state 0x1: ACTIVE: ACTIVE state

0x2: SLEEP: SLEEP state

0x3: DEEP_SLEEP: DEEP_SLEEP state



13.1.2 PWR_KEY_DELAY

Power System Key Register

Address: 0x40030004 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access		R									
Name		WAKEUP_HOLDOFF [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access		None F						W			
HW Access		None					R				
Name		None [15:10]						WAKEUP_HOLDOFF [9:8]			
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	one						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	one						
Name				None	[31:24]						

Bits Name Description

9:0 WAKEUP_HOLDOFF

Delay to wait for references to settle on wakeup from deepsleep. BOD is ignored and system does not resume until this delay expires. Note that the same delay on POR is hard-coded. The default assumes the output of the predivider is 48MHz + 3%. Firmware may scale this setting according to the fastest actual clock frequency that can occur when waking from DEEPSLEEP. Default Value: 248



13.1.3 PWR_DDFT_SELECT

Power DDFT Mode Selection Register

Address: 0x4003000C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		R	W		RW					
HW Access		R R								
Name	DDFT1_SEL [7:4]									
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access				No	ne					
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[31:24]					

Bits Name Description

7:4 DDFT1_SEL Select signal for power DDFT output #1

Default Value: 0

0x0: WAKEUP:

wakeup

0x1: AWAKE:

awake

0x2: ACT_POWER_EN:

act_power_en

0x3: ACT_POWER_UP:

act_power_up

0x4: ACT_POWER_GOOD:

act_power_good

0x5: ACT_REF_VALID:

act_ref_valid

0x6: ACT_REG_VALID:

act_reg_valid



13.1.3 PWR_DDFT_SELECT (continued)

0x7: ACT_COMP_OUT:

act_comp_out

0x8: ACT_TEMP_HIGH:

act_temp_high

0x9: DPSLP_COMP_OUT:

dpslp_comp_out

0xa: DPSLP_POWER_UP:

dpslp_power_up

0xb: AWAKE_DELAYED:

awake_delayed

0xc: LPM_READY:

lpm_ready

0xd: SLEEPHOLDACK_N:

sleepholdack_n

0xe: GND:

1'b0

0xf: PWR:

1'b1

3:0 DDFT0_SEL Select signal for power DDFT output #0

Default Value: 0

0x0: WAKEUP:

wakeup

0x1: AWAKE:

awake

0x2: ACT_POWER_EN:

act_power_en

0x3: ACT_POWER_UP:

act_power_up

0x4: ACT_POWER_GOOD:

act_power_good

0x5: ACT_REF_EN:

srss_adft_control_act_ref_en

0x6: ACT_COMP_EN:

 $srss_adft_control_act_comp_en$

0x7: DPSLP_REF_EN:

srss_adft_control_dpslp_ref_en

0x8: DPSLP_REG_EN:

srss_adft_control_dpslp_reg_en

0x9: DPSLP_COMP_EN:

srss_adft_control_dpslp_comp_en

0xa: OVER_TEMP_EN:

pwr_control_over_temp_en

0xb: SLEEPHOLDREQ_N:

sleepholdreq_n



13.1.3 PWR_DDFT_SELECT (continued)

0xc: ADFT_BUF_EN:

adft_buf_en

0xd: ATPG_OBSERVE:

ATPG observe point (no functional purpose)

0xe: GND:

1'b0

0xf: PWR:

1'b1



13.1.4 TST_MODE

Test Mode Control Register

Address: 0x40030014 Retention: Retained

	П							0
Bits	7	7 6 5 4 3 2 1						
SW Access			None			R	No	ne
HW Access			None			RW	No	ne
Name			None [7:3]			SWD_CON NECTED	None	: [1:0]
Bits	15	14	13	12	11	10	9	8
SW Access				No	ne			
HW Access		None						
Name		None [15:8]						
Bits	23	23 22 21 20 19 18 17				16		
SW Access				No	ne			
HW Access				No	ne			
Name				None [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access	RW	R	None	RW	None			
HW Access	R	RW	None	А	None			
Name	TEST_MOD E	TEST_KEY _DFT_EN	None	BLOCK_AL T_XRES	None [27:24]			

Bits	Name	Description
31	TEST_MODE	O: Normal operation mode 1: Test mode (any test mode) Setting this bit will prevent BootROM from yielding execution to Flash image. Default Value: 0
30	TEST_KEY_DFT_EN	This bit is set when a XRES test mode key is shifted in. It is the value of the test_key_dft_en signal. When this bit is set, the BootROM will not yield execution to the FLASH image (same function as setting TEST_MODE bit below). Default Value: 0
28	BLOCK_ALT_XRES	Relevant only for parts that have the alternate XRES mechanism of overloading a GPIO pin temporarily as alternate XRES during test. When set, this bit blocks the alternate XRES function, such that the pin can be used for normal I/O or for ddft/adft observation. See SAS Part-V and Part-IX for details. This register bit only resets for XRES, POR, or a detected BOD. Default Value: 0



13.1.4 TST_MODE (continued)

2 SWD_CONNECTED 0: SWD not active

1: SWD activated (Line Reset & Connect sequence passed)

(Note: this bit replaces TST_CTRL.SWD_CONNECTED and is present in all M0S8 products ex-

cept TSG4) Default Value: 0



13.1.5 CLK_SELECT

Clock Select Register
Address: 0x40030028
Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access	R	W	R	W	R	W	R	RW	
HW Access	F	?	F	२	ı	₹	F	₹	
Name	SYSCLK_	_DIV [7:6]	PUMP_S	SEL [5:4]	HFCLK_	DIV [3:2]	HFCLK_	HFCLK_SEL [1:0]	
Bits	15	15 14 13 12 11 10 9 8						8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	23 22 21 20 19 18 17 16							
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name		None [31:24]							

Bits	Name	Description
7:6	SYSCLK_DIV	Select clk_sys prescaler value. Default Value: 0
		0x0: NO_DIV: clk_sys= clk_hf/1
		0x1: DIV_BY_2: clk_sys= clk_hf/2
		0x2: DIV_BY_4: clk_sys= clk_hf/4
		0x3: DIV_BY_8: clk_sys= clk_hf/8
5:4	PUMP_SEL	Selects clock source for charge pump clock. This clock is not guaranteed to be glitch free when changing any of its sources or settings. Default Value: 0
		0x0: GND:

No clock, connect to gnd



13.1.5 CLK_SELECT (continued)

0x1: IMO:

Use main IMO output

0x2: HFCLK:

Use clk_hf (using selected source after predivider but before prescaler)

3:2 HFCLK_DIV Selects clk_hf predivider value.

Default Value: 2

0x0: NO_DIV:

Transparent mode, feed through selected clock source w/o dividing.

0x1: DIV_BY_2:

Divide selected clock source by 2

0x2: DIV_BY_4:

Divide selected clock source by 4

0x3: DIV_BY_8:

Divide selected clock source by 8

1:0 HFCLK_SEL Selects a source for clk_hf and dsi_in[0]. Note that not all products support all clock sources.

Selecting a clock source that is not supported will result in undefined behavior.

Default Value: 0

0x0: IMO:

IMO - Internal R/C Oscillator

0x1: EXTCLK:

EXTCLK - External Clock Pin

0x2: ECO:

ECO - External-Crystal Oscillator or PLL subsystem output



13.1.6 CLK_ILO_CONFIG

ILO Configuration

Address: 0x4003002C Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access				No	ne				
HW Access				No	one				
Name				None	e [7:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	RW None							
HW Access	RW	RW None							
Name	ENABLE	ENABLE None [30:24]							

Bits	Name	Description	
31	ENABLE	Master enable for ILO oscillator.	This bit is hardware set whenever

Master enable for ILO oscillator. This bit is hardware set whenever the WD_DISABLE_KEY is

not set to the magic value.



13.1.7 CLK_IMO_CONFIG

IMO Configuration
Address: 0x40030030
Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access				No	one				
HW Access				No	one				
Name				None	e [7:0]				
Bits	15	15 14 13 12 11 10 9 8						8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access	RW	RW None							
HW Access	R	R None							
Name	ENABLE	ENABLE None [30:24]							

Bits	Name	Description
31	ENABLE	Master enable for IMO oscillator. Clearing this bit will disable the IMO. Don't do this if the system is running off it. Default Value: 1



13.1.8 CLK_DFT_SELECT

Clock DFT Mode Selection Register

Address: 0x40030034 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	None	RW	RW		RW			
HW Access	None	R	F	₹		ı	R	
Name	None	DFT_EDGE 0	DFT_DIV0 [5:4]		DFT_SEL0 [3:0]			
Bits	15	14	13	13 12		10	9	8
SW Access	None	RW	RW			R	W	
HW Access	None	R	F	₹	R			
Name	None	DFT_EDGE 1	DFT_DIV1 [13:12]		DFT_SEL1 [11:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	31 30 29 28 27 26 25 24					24	
SW Access		None						
HW Access		None						
Name		None [31:24]						

Bits	Name	Description
14	DFT_EDGE1	Edge sensitivity for in-line divider on output #1 (only relevant when DIV1>0). Default Value: 0
		0x0: POSEDGE: Use posedge for divider
		0x1: NEGEDGE: Use negedge for divider
13 : 12	DFT_DIV1	DFT Output Divide Down. Default Value: 0
		0x0: NO_DIV: Direct Output
		0x1: DIV_BY_2: Divide by 2
		0x2: DIV_BY_4: Divide by 4



13.1.8 CLK_DFT_SELECT (continued)

0x3: DIV_BY_8:

Divide by 8

11:8 DFT_SEL1 Select signal for DFT output #1

Default Value: 0

0x0: NC:

Disabled - output is 0

0x1: ILO:

clk_ilo: ILO output

0x2: IMO:

clk_imo: IMO primary output

0x3: ECO:

clk_eco: ECO output

0x4: EXTCLK:

clk_ext: external clock input

0x5: HFCLK:

clk_hf: root of the high-speed clock tree

0x6: LFCLK:

clk_lf: root of the low-speed clock tree

0x7: SYSCLK:

clk_sys: root of the CPU/AHB clock tree (gated version of clk_hf)

0x8: PUMPCLK:

clk_pump: clock provided to charge pumps in FLASH and PA

0x9: SLPCTRLCLK:

clk_slpctrl: clock provided to SleepController

6 DFT_EDGE0 Edge sensitivity for in-line divider on output #0 (only relevant when DIV0>0).

Default Value: 0

0x0: POSEDGE:Use posedge for divider

0x1: NEGEDGE:

Use negedge for divider

5:4 DFT_DIV0 DFT Output Divide Down.

Default Value: 0

0x0: NO_DIV: Direct Output

0x1: DIV_BY_2: Divide by 2

0x2: DIV_BY_4: Divide by 4 0x3: DIV_BY_8:

0x3: DIV_BY_8: Divide by 8

3:0 DFT_SEL0 Select signal for DFT output #0

Default Value: 0

0x0: NC:

Disabled - output is 0



13.1.8 CLK_DFT_SELECT (continued)

0x1: ILO:

clk_ilo: ILO output

0x2: IMO:

clk_imo: IMO primary output

0x3: ECO:

clk_eco: ECO output

0x4: EXTCLK:

clk_ext: external clock input

0x5: HFCLK:

clk_hf: root of the high-speed clock tree

0x6: LFCLK:

clk_lf: root of the low-speed clock tree

0x7: SYSCLK:

clk_sys: root of the CPU/AHB clock tree (gated version of clk_hf)

0x8: PUMPCLK:

clk_pump: clock provided to charge pumps in FLASH and PA

0x9: SLPCTRLCLK:

clk_slpctrl: clock provided to SleepController



13.1.9 WDT_DISABLE_KEY

Watchdog Disable Key Register

Address: 0x40030038 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				R	W			
HW Access				F	₹			
Name				KEY	[7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		RW						
HW Access		R						
Name	KEY [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				R	W			
HW Access				F	₹			
Name				KEY [23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				R	W			
HW Access		R						
Name		KEY [31:24]						

Bits	Name	Description
31 : 0	KEY	Disables WDT reset when equal to 0xACED8865. The WDT reset functions normally for any other setting. Default Value: 0



13.1.10 WDT_COUNTER

Watchdog Counter Register

Address: 0x4003003C Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access	R										
HW Access		RW									
Name				COUNT	ER [7:0]						
Bits	15	14	13	12	11	10	9	8			
SW Access				F	2						
HW Access				R	W						
Name				COUNTE	ER [15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access				No	ne						
Name				None	31:241						

Bits Name Description

15:0 COUNTER Current value of WDT Counter



13.1.11 WDT_MATCH

Watchdog Match Register
Address: 0x40030040
Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		RW									
HW Access				F	₹						
Name		MATCH [7:0]									
Bits	15	14	13	12	11	10	9	8			
SW Access			'	R	W	'					
HW Access		R									
Name				MATCH	l [15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access		No	one			R	W				
HW Access		No	one			1	R				
Name		None	[23:20]			IGNORE_E	BITS [19:16]				
Bits	31	30	29	28	27	26	25	24			
SW Access				No	ne						
HW Access		None									
Name				None [31.241						

Bits	Name	Description
19 : 16	IGNORE_BITS	The number of MSB bits of the watchdog timer that are NOT checked against MATCH. This value provides control over the time-to-reset of the watchdog (which happens after 3 successive matches). Note that certain products may enforce a minimum value for this register through design time configuration. Default Value: 0
15 : 0	MATCH	Match value for Watchdog counter. Every time WDT_COUNTER reaches MATCH an interrupt is generated. Two unserviced interrupts will lead to a system reset (i.e. at the third match). Default Value: 4096



13.1.12 SRSS_INTR

SRSS Interrupt Register Address: 0x40030044 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			RW1C	RW1C						
HW Access			А	А						
Name		None [7:2] TEMP_HIG WDT_M. H CH								
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne		'			
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access		None								
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
1	TEMP_HIGH	Regulator over-temp interrupt. This interrupt can occur when a short circuit exists on the vccd pin or when extreme loads are applied on IO-cells causing the die to overheat. Firmware is encourage to shutdown all IO cells and then go to DeepSleep mode when this interrupt occurs if protection against such conditions is desired. Default Value: 0
0	WDT_MATCH	WDT Interrupt Request. This bit is set each time WDT_COUNTR==WDT_MATCH. Clearing this bit also feeds the watch dog. Missing 2 interrupts in a row will generate brown-out reset. Due to internal synchronization, it takes 2 SYSCLK cycles to update after a W1C. Default Value: 0



13.1.13 SRSS_INTR_SET

SRSS Interrupt Set Register

Address: 0x40030048
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access		None								
Name		None [7:2] TEMP_HIG H None								
Bits	15	15 14 13 12 11 10								
SW Access				No	ne					
HW Access		None								
Name		None [15:8]								
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne	1				
HW Access		None								
Name				None	[31:24]					

Bits	Name	Description
1	TEMP_HIGH	Writing 1 to this bit internally sets the overtemp interrupt. This can be observed by reading SRSS_INTR.TEMP_HIGH. This bit always reads back as zero. Default Value: 0



13.1.14 SRSS_INTR_MASK

SRSS Interrupt Mask Register

Address: 0x4003004C Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None								
HW Access			No	ne			R	R		
Name		None [7:2] TEMP_HIG WDT_MAT H CH								
Bits	15	15 14 13 12 11 10								
SW Access				No	ne					
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access				No	one					
Name				None	[31:24]					

Bits	Name	Description
1	TEMP_HIGH	Masks REG_OVERTEMP interrupt Default Value: 0
0	WDT_MATCH	Clearing this bit will not forward the interrupt to the CPU. It will not, however, disable the WDT reset generation on 2 missed interrupts. Default Value: 0



13.1.15 RES_CAUSE

Reset Cause Observation Register

Address: 0x40030054 Retention: Retained

Bits	7	6	5	4	3	2	1	0			
SW Access		None		RW1C	RW1C	None		RW1C			
HW Access		None		А	Α	None		А			
Name		None [7:5]			RESET_PR OT_FAULT	None [2:1]		RESET_W DT			
Bits	15	14	13	12	11	10	9	8			
SW Access		None									
HW Access		None									
Name				None	[15:8]						
Bits	23	22	21	20	19	18	17	16			
SW Access				No	ne						
HW Access				No	ne						
Name				None	[23:16]						
Bits	31	30	29	28	27	26	25	24			
SW Access		None									
HW Access				No	ne						
Name				None	[31:24]						

Bits	Name	Description
4	RESET_SOFT	Cortex-M0 requested a system reset through it's SYSRESETREQ. This can be done via a debugger probe or in firmware. Default Value: 0
3	RESET_PROT_FAULT	A protection violation occurred that requires a RESET. This includes, but is not limited to, hitting a debug breakpoint while in Privileged Mode. Default Value: 0
0	RESET_WDT	A WatchDog Timer reset has occurred since last power cycle. Default Value: 0



13.1.16 CLK_IMO_SELECT

IMO Frequency Select Register

Address: 0x40030F08 Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access			None	RW						
HW Access			None				R			
Name			None [7:3]				FREQ [2:0]			
Bits	15	14	13	12	11	10	9	8		
SW Access				No	ne					
HW Access		None								
Name				None	[15:8]					
Bits	23	22	21	20	19	18	17	16		
SW Access				No	one					
HW Access				No	one					
Name				None	[23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	one					
HW Access		None								
Name				None	[31:24]					

Bits Name Description

2:0 FREQ Select operating frequency

Default Value: 0

0x0: 24_MHZ: IMO runs at 24 MHz

0x1: 28_MHZ: IMO runs at 28 MHz

0x2: 32_MHZ: IMO runs at 32 MHz

0x3: 36_MHZ: IMO runs at 36 MHz

0x4: 40_MHZ: IMO runs at 40 MHz

0x5: 44_MHZ: IMO runs at 44 MHz

0x6: 48_MHZ: IMO runs at 48 MHz



13.1.17 CLK_IMO_TRIM1

IMO Trim Register
Address: 0x40030F0C
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		RW						
HW Access		RW						
Name				OFFSE	T [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access								
Name								
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None [[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access				No	ne			
Name		None [31:24]						

Bits Name Description

7:0 OFFSET

Frequency trim bits. These bits are determined at manufacturing time for each FREQ setting (IMO_TRIM2) and stored in SFLASH. This field is hardware updated during USB osclock mode. This field is mapped to the most significant bits of the IMO trim imo_clk_trim[10:3]. The step size of 1 LSB on this field is approximately 120 kHz.



13.1.18 CLK_IMO_TRIM2

IMO Trim Register
Address: 0x40030F10
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		None RW							
HW Access		None RW					RW		
Name		None [7:3]				ı	FSOFFSET [2:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access	None None [15:8]								
Name									
Bits	23	22	21	20	19	18	17	16	
SW Access				No	one				
HW Access				No	one				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	one				
Name		None [31:24]							

Bits Name Description

2:0 FSOFFSET

Frequency trim bits. These bits are not trimmed during manufacturing and kept at 0 under normal operation. This field is hardware updated during USB osclock mode. This field is mapped to the least significant bits of the IMO trim imo_clk_trim[2:0]. The step size of 1 LSB on this field is approximately 15 kHz.



13.1.19 PWR_PWRSYS_TRIM1

Power System Trim Register

Address: 0x40030F14 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		R	W		RW				
HW Access		R					₹		
Name		SPARE_TRIM [7:4]				DPSLP_RE	F_TRIM [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access	None None [15:8]								
Name									
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne	1			
HW Access				No	ne				
Name		None [31:24]							

Bits	Name	Description
7:4	SPARE_TRIM	Active-Reference temperature compensation trim (repurposed from spare bits). Bits [7:6] - trim the Active-Reference IREF temperature coefficient (TC). 00: TC = 0 (unchanged) 01: TC = +80ppm/C 10: TC = -80ppm/C 11: TC = -150ppm/C
		Bits [5:4] - trim the Active-Reference VREF temperature coefficient (TC). 00: TC = 0 (unchanged) 01: TC = -50ppm/C 10: TC = -80ppm/C 11: TC = +150ppm/C Default Value: 0
3:0	DPSLP_REF_TRIM	Trims the DeepSleep reference that is used by the DeepSleep regulator and DeepSleep power comparator. Default Value: 0



13.1.20 CLK_IMO_TRIM3

IMO Trim Register
Address: 0x40030F18
Retention: Retained

Bits	7	6	5	4	3	2	1	0		
SW Access	None	RW		RW						
HW Access	None	ſ	R	R						
Name	None	TCTRIM [6:5]			STEPSIZE [4:0]					
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None									
Name	None [15:8]									
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name		None [31:24]								

Bits	Name	Description
6:5	TCTRIM	IMO temperature compesation trim. These bits are determined at manufacturing time to adjust for temperature dependence. This bits are dependent on frequency and need to be changed using the Cypress provided frequency change algorithm. Default Value: 2
4:0	STEPSIZE	IMO trim stepsize bits. These bits are determined at manufacturing time to adjust for process variation. They are used to tune the stepsize of the FSOFFSET and OFFSET trims. Default Value: 16

14 TCPWM Registers



This section discusses the TCPWM registers of PSoC 4 device. It lists all the registers in mapping tables, in address order.

14.1 TCPWM Register Mapping Details

Register Name	Address
TCPWM_CTRL	0x40050000
TCPWM_CMD	0x40050008
TCPWM_INTR_CAUSE	0x4005000C



14.1.1 TCPWM_CTRL

TCPWM control register 0.

Address: 0x40050000
Retention: Not Retained

Bits	7	6	5	4	3	2	1	0		
SW Access		None					RW			
HW Access	None									
Name	None [7:1]									
Bits	15	14	13	12	11	10	9	8		
SW Access		None								
HW Access	None [15:8]									
Name										
Bits	23	22	21	20	19	18	17	16		
SW Access				No	ne					
HW Access				No	ne					
Name				None	23:16]					
Bits	31	30	29	28	27	26	25	24		
SW Access				No	ne					
HW Access				No	ne					
Name		None [31:24]								

Bits Name Description

0 COUNTER_ENABLED

Counter enables for counters 0 up to CNT_NR-1.

'0': counter disabled.

'1': counter enabled.

Counter static configuration information (e.g. CTRL.MODE, all TR_CTRL0, TR_CTRL1, and TR_CTRL2 register fields) should only be modified when the counter is disabled. When a counter is disabled, command and status information associated to the counter is cleared by HW, this includes:

- the associated counter triggers in the CMD register are set to '0'.
- the counter's interrupt cause fields in counter's INTR register.
- the counter's status fields in counter's STATUS register...
- the counter's trigger outputs ("tr_overflow", "tr_underflow" and "tr_compare_match").
- the counter's line outputs ("line_out" and "line_compl_out").



14.1.2 TCPWM_CMD

TCPWM command register.

Address: 0x40050008 Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None						
HW Access		None						
Name		None [7:1]						COUNTER_ CAPTURE
Bits	15	14	13	12	11	10	9	8
SW Access		None					RW1S	
HW Access		None					RW1C	
Name	None [15:9]				COUNTER_ RELOAD			
Bits	23	22	21	20	19	18	17	16
SW Access				None				RW1S
HW Access				None				RW1C
Name				None [23:17]				COUNTER_ STOP
Bits	31	30	29	28	27	26	25	24
SW Access				None				RW1S
HW Access				None				RW1C
Name	None [31:25]				COUNTER_ START			

Bits	Name	Description
24	COUNTER_START	Counters SW start trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
16	COUNTER_STOP	Counters SW stop trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
8	COUNTER_RELOAD	Counters SW reload trigger. For HW behavior, see COUNTER_CAPTURE field. Default Value: 0
0	COUNTER_CAPTURE	Counters SW capture trigger. When written with '1', a capture trigger is generated and the HW sets the field to '0' when the SW trigger has taken effect. It should be noted that the HW operates on the counter frequency. If the counter is disabled through CTRL.COUNTER_ENABLED, the field is immediately set to '0'. Default Value: 0



14.1.3 TCPWM_INTR_CAUSE

TCPWM Counter interrupt cause register.

Address: 0x4005000C Retention: Not Retained

Bits	7	6	5	4	3	2	1	0
SW Access		None					R	
HW Access		None					W	
Name				None [7:1]				COUNTER_ INT
Bits	15	14	13	12	11	10	9	8
SW Access		None						·
HW Access	None							
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne		-	
HW Access				No	ne			
Name		None [31:24]						

Bits	Name	Description
0	COUNTER_INT	Counters interrupt signal active. If the counter is disabled through CTRL.COUNTER_ENABLED, the associated interrupt field is immediately set to '0'. Default Value: 0

15 ROM Table Registers



This section discusses the ROM Table registers. It lists all the registers in mapping tables, in address order.

15.1 Register Details

Register Name	Address
ROMTABLE_ADDR	0xF0000000
ROMTABLE_DID	0xF0000FCC
ROMTABLE_PID4	0xF0000FD0
ROMTABLE_PID5	0xF0000FD4
ROMTABLE_PID6	0xF0000FD8
ROMTABLE_PID7	0xF0000FDC
ROMTABLE_PID0	0xF0000FE0
ROMTABLE_PID1	0xF0000FE4
ROMTABLE_PID2	0xF0000FE8
ROMTABLE_PID3	0xF0000FEC
ROMTABLE_CID0	0xF0000FF0
ROMTABLE_CID1	0xF0000FF4
ROMTABLE_CID2	0xF0000FF8
ROMTABLE_CID3	0xF0000FFC



15.1.1 ROMTABLE_ADDR

Link to Cortex M0 ROM Table.

Address: 0xF0000000
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			No			R	R		
HW Access		None R							
Name		None [7:2] FORMAT_3 2BIT F							
Bits	15	14	13	12	11	10	9	8	
SW Access			R			No	one		
HW Access		I	R		None				
Name		ADDR_OFF	SET [15:12]			None	[11:8]		
Bits	23	22	21	20	19	18	17	16	
SW Access				ı	₹	•			
HW Access				ı	₹				
Name				ADDR_OFF	SET [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access		1	1	<u> </u>	₹		1		
HW Access		R							
Name				ADDR_OFF	SET [31:24]				

Bits	Name	Description
31 : 12	ADDR_OFFSET	Address offset of the Cortex-M0 ROM Table base address (0xe00f:f000) wrt. Cypress chip specific ROM Table base address (0xf000:0000). ADDR_OFFSET[19:0] = 0xe00f:f - 0xf000:0 = 0xf00f:f. Default Value: 983295
1	FORMAT_32BIT	ROM Table format: '0: 8-bit format. '1': 32-bit format. Default Value: 1
0	PRESENT	Entry present. Default Value: 1



15.1.2 ROMTABLE_DID

Device Type Identifier register.

Address: 0xF0000FCC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				F	२			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		R						
Name		VALUE [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				F	२			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				·	₹			
HW Access				F	₹			
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE



15.1.3 ROMTABLE_PID4

Peripheral Identification Register 4.

Address: 0xF0000FD0 Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access		ı	R	R					
HW Access		R F							
Name		COUN	IT [7:4]			JEP_CONTIN	NUATION [3:0]		
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access		None							
Name				None	[31:24]				

Bits	Name	Description
7:4	COUNT	Size of ROM Table is 2^COUNT * 4 KByte. Default Value: 0
3:0	JEP_CONTINUATION	JEP106 continuation code. This value is product specific and specified as part of the product definition in the CPUSS.JEPCONTINUATION parameter. Default Value: Undefined



15.1.4 ROMTABLE_PID5

Peripheral Identification Register 5.

Address: 0xF0000FD4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				F	२			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		R						
Name		VALUE [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				·	₹			
HW Access				F	२			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				·	₹			
HW Access		R						
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE



15.1.5 ROMTABLE_PID6

Peripheral Identification Register 6.

Address: 0xF0000FD8 Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				F	२			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		R						
Name				VALUE	[15:8]			
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				F	२			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	₹			
HW Access				F	२			
Name				VALUE	[31:24]			

Bits Name Description

31 : 0 VALUE



15.1.6 ROMTABLE_PID7

Peripheral Identification Register 7.

Address: 0xF0000FDC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		R						
HW Access				F	२			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access		R						
HW Access		R						
Name		VALUE [15:8]						
Bits	23	22	21	20	19	18	17	16
SW Access				·	₹			
HW Access				F	२			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				·	₹			
HW Access		R						
Name				VALUE	[31:24]			

Bits Name Description

31:0 VALUE



15.1.7 ROMTABLE_PID0

Peripheral Identification Register 0.

Address: 0xF0000FE0
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access	R								
HW Access				F	?				
Name		PN_MIN [7:0]							
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name	None [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None [23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name	None [31:24]								

Bits Name Description

7:0 PN_MIN JEP106 part number. 4 lsbs of CPUSS.PARTNUMBER parameter. These part numbers are

maintained in spec 40-9500. Default Value: Undefined



15.1.8 ROMTABLE_PID1

Peripheral Identification Register 1.

Address: 0xF0000FE4
Retention: Retained

Bits	7	6	5	4	3	2	1	0	
SW Access			R		R				
HW Access		R R							
Name		JEPID_I	MIN [7:4]		PN_MAJ [3:0]				
Bits	15	14	13	12	11	10	9	8	
SW Access		None							
HW Access		None							
Name		None [15:8]							
Bits	23	22	21	20	19	18	17	16	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				No	ne				
HW Access				No	ne				
Name				None	[31:24]				

Bits	Name	Description
7:4	JEPID_MIN	JEP106 vendor id. 4 lsbs of CPUSS.JEPID parameter. This number is maintained in spec 40-9500. Default Value: Undefined
3:0	PN_MAJ	JEP106 part number. 4 msbs of CPUSS.PARTNUMBER parameter. These part numbers are maintained in spec 40-9500. Default Value: Undefined



15.1.9 ROMTABLE_PID2

Peripheral Identification Register 2.

Address: 0xF0000FE8
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R				None	R		
HW Access		ſ	₹		None	R		
Name		REV [7:4]				,	JEPID_MAJ [2:0	0]
Bits	15	14	13	12	11	10	9	8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	ne			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	ne			
HW Access		None						
Name				None	31.241			

Bits	Name	Description
7:4	REV	Major REVision number (chip specific). Identifies the design iteration of the component. For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
2:0	JEPID_MAJ	JEP106 vendor id. 4 msbs of CPUSS.JEPID parameter. This number is maintained in spec 40-9500. Default Value: Undefined



15.1.10 ROMTABLE_PID3

Peripheral Identification Register 3.

Address: 0xF0000FEC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access		ſ	₹		R			
HW Access		ſ	₹				R	
Name		REV_A	ND [7:4]			СМ	[3:0]	
Bits	15	15 14 13 12 11 10 9						8
SW Access		None						
HW Access		None						
Name	None [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				No	ne			
HW Access				No	one			
Name				None	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				No	one			
HW Access		None						
Name				None	[31:24]			

Bits	Name	Description
7:4	REV_AND	Minor REVision number (chip specific). For first tape out: 0x1. This field is implemented in RTL by an ECO-able tie-off structure and is incremented on subsequent tape outs. Default Value: Undefined
3:0	СМ	Customer modified field. This field is used to track modifications to the original component design as a result of componenet IP reuse. Default Value: 0



15.1.11 ROMTABLE_CID0

Component Identification Register 0.

Address: 0xF0000FF0
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access	R							
HW Access				F	₹			
Name				VALUI	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access	R							
HW Access		R						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	?			
HW Access				F	₹			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	?			
HW Access				F	₹			
Name				VALUE	[31:24]			

Bits	Name	Description
31 : 0	VALUE	Component identification byte 0 of 4-byte component identification 0xB105:100D. Default Value: 13



15.1.12 ROMTABLE_CID1

Component Identification Register 1.

Address: 0xF0000FF4
Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	₹			
HW Access				F	₹			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				·	₹			
HW Access		R						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				·	₹			
HW Access				F	₹			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				F	₹			
HW Access		R						
Name				VALUE	[31:24]			

Bits Name Descr

31:0 VALUE Component identification byte 1 of 4-byte component identification 0xB105:100D. Component

class: "ROM Table".
Default Value: 16



15.1.13 ROMTABLE_CID2

Component Identification Register 2.

Address: 0xF0000FF8
Retention: Retained

Bits	7	7 6 5 4 3 2 1 0							
SW Access				F	₹				
HW Access				F	२				
Name				VALU	E [7:0]				
Bits	15	15 14 13 12 11 10 9 8						8	
SW Access		R							
HW Access		R							
Name	VALUE [15:8]								
Bits	23	22	21	20	19	18	17	16	
SW Access				F	₹				
HW Access				F	२				
Name				VALUE	[23:16]				
Bits	31	30	29	28	27	26	25	24	
SW Access				F	₹				
HW Access		R							
Name				VALUE	[31:24]				

Bits	Name	Description
31:0	VALUE	Component identification byte 2 of 4-byte component identification 0xB105:100D. Default Value: 5



15.1.14 ROMTABLE_CID3

Component Identification Register 3.

Address: 0xF0000FFC Retention: Retained

Bits	7	6	5	4	3	2	1	0
SW Access				F	₹		•	
HW Access				F	२			
Name				VALU	E [7:0]			
Bits	15	14	13	12	11	10	9	8
SW Access				F	₹			
HW Access		R						
Name	VALUE [15:8]							
Bits	23	22	21	20	19	18	17	16
SW Access				F	₹			
HW Access				F	२			
Name				VALUE	[23:16]			
Bits	31	30	29	28	27	26	25	24
SW Access				·	₹			
HW Access		R						
Name				VALUE	[31:24]			

Bits	Name	Description
Dita	Hairie	Description

31:0 VALUE Component identification byte 3 of 4-byte component identification 0xB105:100D.

Revision History



Revision History

Document Title: PSoC 4000 Family PSoC(R) 4 Registers Technical Reference Manual (TRM) Document Number: 001-90002				
Revision	ECN#	Issue Date	Origin of Change	Description of Change
**	4186400	11/11/13	NIDH	Specification for new silicon.
*A	4316501	04/10/14	NIDH	Updated the clock divider descriptions in Clock trim and peripheral divider registers. Updated the IO select description of HSIOM registers. Updated SFLASH Registers.
*B	4994464	10/29/2015	NIDH	Register addresses were updated to sync with PSoC Creator
*C	5515549	11/10/2016	NIDH	No content update; sunset review