A verilog parser
Switch branches/tags
Nothing to show
Clone or download
David Kebo Houngninou
David Kebo Houngninou Initial commit
Latest commit e1c1848 Jun 7, 2016
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
verilog Initial commit Jun 7, 2016
.gitignore Initial commit Jun 7, 2016
Doxyfile Initial commit Jun 7, 2016
Makefile
README.txt Initial commit Jun 7, 2016
functions.c
functions.h Initial commit Jun 7, 2016
keywords.h Initial commit Jun 7, 2016
verilog-parser Initial commit Jun 7, 2016
verilog-parser.c Initial commit Jun 7, 2016

README.txt

  A verilog parser for multi-level combinational logic circuits

  What is it?
  -----------
  This tool is A verilog parser for multi-level combinational logic circuits
  
  
  How to compile the program?
  ------------------
  Enter the directory verilog-parser
  Run the 'make' command
  
  
  How to run the program?
  ------------------
  Usage: ./verilog-parser <verilog_file.v>
  verilog-parser: the executable file
  filename.v: the verilog file to parse

  * A sample verilog files is located in the directory 'verilog'

  
  For further information, contact:
  --------
	David Kebo Houngninou
	dhoungninou@smu.edu