
# **Team09 Lab3 Report**


B06204039 財金五 林有安 B07501003 電機四 盧彥安 B07502022 電機四 梁皓瑋

## 層級架構


odule DE2_115
pll
_ Debounce * 3
SevenHexDecoder * 3
Top
I2cInitializer
_ AudDSP
AudPlayer
AudRecorder
ock Diagram
n




#### **I2cInitializer**




**AudDSP** 



#### AudRecorder




AudPlayer




# FSM or Scheduling


Тор




#### **I2cInitializer**




#### **AudDSP**




#### AudRecorder




#### AudPlayer





## Fitter Summary 截圖




## Timing Analyzer 截圖











Flow Summary	^	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Delay
Flow Settings	1	-2,615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Flow Non-Default Global Settings	2	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[15]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Flow Flagsed Time	3	-2.615	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[16]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
_ ,	4	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[17]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Flow OS Summary	5	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[18]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Flow Log	6	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[19]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
> analysis & Synthesis	7	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[20]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
> iii Fitter	8	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
↓ Flow Messages	9	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Flow Suppressed Messages	10	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[23]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Assembler	11	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[24]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
The state of the s	12	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[25]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
▼ ImeQuest Timing Analyzer  TimeQuest TimeQuest Timing Analyzer  TimeQuest	13	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[26]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Summary	14	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[29]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Parallel Compilation	15	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[28]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
SDC File List	16	-2.615	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[30]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.775
Clocks	17	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[0]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
➤ Slow 1200mV 85C Model	18	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[1]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
	19	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[2]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
Fmax Summary		-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[3]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
Timing Closure Recommendations	21	-2.557 -2.557	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[4] Top:top0[time_counter_r[5]	AUD_BCLK AUD_BCLK	CLOCK_50	1.000	-0.828 -0.828	2.717
setup Summary	22	-2.557	Top:top0 state_r.S_PLAY Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[5] Top:top0 time_counter_r[6]	AUD_BCLK AUD BCLK	CLOCK_50 CLOCK_50	1.000	-0.828	2.717
■ Hold Summary	24	-2.557	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[7]	AUD_BCLK AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
Recovery Summary	25	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[8]	AUD BCLK	CLOCK_50	1.000	-0.828	2.717
Removal Summary	26	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[9]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
Minimum Pulse Width Summary	27	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[10]	AUD_BCLK	CLOCK_50	1.000	-0.828	2.717
	28	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[11]	AUD BCLK	CLOCK 50	1.000	-0.828	2.717
✓ Image: Worst-Case Timing Paths	29	-2.557	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[12]	AUD_BCLK	CLOCK 50	1.000	-0.828	2.717
Setup: 'AUD_BCLK'	30	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time counter r[13]	AUD BCLK	CLOCK 50	1.000	-0.828	2,717
Setup: 'CLOCK_50'	31	-2.557	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[14]	AUD BCLK	CLOCK 50	1.000	-0.828	2.717
Setup: 'pli0 altpli_1 sd1 pli7 clk[1]'	32	-2,427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.816	2,599
Setup: 'pll0 altpll 1 sd1 pll7 clk[0]'	33	-2,427	Top:top0 state r.S WAIT	Top:top0 time counter r[15]	AUD BCLK	CLOCK 50	1.000	-0.816	2,599
Hold: 'CLOCK 50'	34	-2,427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[16]	AUD_BCLK	CLOCK 50	1.000	-0.816	2.599
Hold: 'pil0  altpil 1 sd1 pil7 clk[0]'	35	-2.427	Top:top0 state r.S WAIT	Top:top0 time_counter_r[17]	AUD BCLK	CLOCK 50	1.000	-0.816	2.599
	36	-2.427	Top:top0 state r.S WAIT	Top:top0 time_counter_r[18]	AUD BCLK	CLOCK 50	1.000	-0.816	2.599
Hold: 'pll0 altpll_1 sd1 pll7 dk[1]'	37	-2.427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[19]	AUD_BCLK	CLOCK_50	1.000	-0.816	2.599
Hold: 'AUD_BCLK'	38	-2.427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[20]	AUD_BCLK	CLOCK_50	1.000	-0.816	2.599
Minimum Pulse Width: 'CLOCK_50'	39	-2.427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK_50	1.000	-0.816	2.599
Minimum Pulse Width: 'CLOCK2_50'	40	-2.427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.816	2.599
Marian and the stable for once on	V 41	-2.427	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[23]	AUD_BCLK	CLOCK_50	1.000	-0.816	2.599
<	> 42	-2.427	Top:top0 state_r.S_WATT	Too:too0ltime_counter_r[24]	AUD BOLK	CLOCK 50	1,000	-0.816	2,599









E necovery Summary	^	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data
Close   Removal Summary	1	-2.602	Debounce:deb2 neg_r	Top:top0 state_r.S_WAIT	pl0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.041	5.553
Minimum Pulse Width Summary	2	-2.562	Debounce:deb1 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.524
✓ Worst-Case Timing Paths	3	-2.534	Debounce:deb0 neg_r	Top:top0 state_r.S_RECD_PAUSE	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.496
	4	-2.488	Debounce:deb1 neg_r	Top:top0 state_r.S_WAIT	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.041	5.439
Setup: 'AUD_BCLK'	5	-2.464	Debounce:deb1 neg_r	Top:top0 state_r.S_PLAY_PAUSE	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.426
Setup: 'CLOCK_50'	6	-2.298	Debounce:deb0 neg_r	Top:top0 state_r.S_RECD	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	2.916	5.124
Setup: 'pli0 altpli_1 sd1 pli7 dk[1]'	7	-2.115	Debounce:deb0 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.077
Setup: 'pll0 altpll_1 sd1 pll7 dk[0]'	8	-2.108	Debounce:deb0 neg_r	Top:top0 state_r.S_WAIT	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.041	5.059
Hold: 'CLOCK 50'	9	-2.067	Debounce:deb2 neg_r	Top:top0 state_r.S_RECD_PAUSE	pl0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.029
■ Hold: 'pll0 altpll 1 sd1 pll7 clk[0]'	10	-2.057	Debounce:deb2 neg_r	Top:top0 state_r.S_PLAY_PAUSE	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	5.019
	11	-2.010	Debounce:deb2 neg_r	Top:top0 state_r.S_RECD	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	2.916	4.836
	12	-1.992	Debounce:deb2 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 clk[1]	AUD_BCLK	0.001	3.052	4.954
Hold: 'AUD_BCLK'	13	-1.631	Top:top0 [I2cInitializer:init0   finish	Top:top0 state_r.S_IDLE	pll0 altpll_1 sd1 pll7 clk[0]	AUD_BCLK	1.000	3.052	5.592
Minimum Pulse Width: 'CLOCK_50'	14	-1.563	Top:top0[I2cInitializer:init0]finish	Top:top0 state_r.S_WAIT	pl0  altpll_1 sd1 pll7 ck[0]	AUD_BCLK	1.000	3.052	5.524
Minimum Pulse Width: 'CLOCK2_50'	15	10.287	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.657
Minimum Pulse Width: 'CLOCK3 50'	16	10.471	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[14]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.473
Minimum Pulse Width: 'AUD BCLK'	17	10.533	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[11]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.411
Minimum Pulse Width: 'oll@laltoll_1lsd1loll7ldk[1]'	18	10.570	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[12]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.374
	19	10.650	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[13]	AUD_BCLK	AUD_BCLK	83.000	-0.050	72.319
Minimum Pulse Width: 'pli0 altpli_1 sd1 pli7 clk[0]'	20	10.656	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[9]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.288
> a Datasheet Report	21	10.685	Top:top0 state_r.S_RECD	Top:top0[AudDSP:dsp0[output_data[10]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.259
Metastability Summary	22 23		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[7] Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.075	72.181
✓ 🍃 Slow 1200mV 0C Model	23	10.802	Top:top0 AudDSP:dsp0 pre_data[0] Top:top0 AudDSP:dsp0 pre_data[1]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK AUD_BCLK	AUD_BCLK AUD_BCLK	83.000	-0.235 -0.235	71.982
Emax Summary	25	10.854	Top:top0[AudDSP:dsp0[pre_data[1]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK AUD BCLK	AUD_BCLK	83,000	-0.235	72.072
Setup Summary	26	10.097	Top:top0 State_1.5_RECD Top:top0 AudDSP:dsp0 pre_data[2]	Top:top0 AudDSP:dsp0 output_data[5]	AUD_BCLK	AUD_BCLK	83,000	-0.235	71.867
Hold Summary	27	10.917	Top:top0[AudDSP:dsp0[pre_data[2]] Top:top0[AudDSP:dsp0[pre_data[0]]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83,000	-0.235	71.798
	28	10.996	Top:top0 state r.S RECD	Top:top0 AudDSP:dsp0 output_data[6]	AUD BCLK	AUD BCLK	83.000	-0.050	71.973
Recovery Summary	29	11.033	Top:top0 AudDSP:dsp0 pre data[4]	Top:top0 AudDSP:dsp0 output_data[15]	AUD BCLK	AUD BCLK	83.000	-0.235	71.751
Removal Summary	30	11.038	Top:top0 AudDSP:dsp0 pre_data[1]	Top:top0 AudDSP:dsp0 output_data[13]	AUD BCLK	AUD BCLK	83.000	-0.235	71.746
III Minimum Pulse Width Summary	31	11.047	Top:top0 state r.S RECD	Top:top0 AudDSP:dsp0 output_data[4]	AUD_BCLK	AUD_BCLK	83.000	-0.050	71.922
▼ Image: Worst-Case Timing Paths	32	11.048	Top:top0 AudDSP:dsp0 pre data[0]	Top:top0 AudDSP:dsp0 output data[11]	AUD_BCLK	AUD_BCLK	83.000	-0.235	71.736
Setup: 'AUD BCLK'	33	11.084	Top:top0 state r.S RECD	Top:top0 AudDSP:dsp0 output data[8]	AUD_BCLK	AUD_BCLK	83.000	-0.050	71.885
Setup: 'CLOCK 50'	34	11.085	Top:top0 AudDSP:dsp0 pre_data[0]	Top:top0 AudDSP:dsp0 output_data[12]	AUD_BCLK	AUD BCLK	83.000	-0.235	71,699
	35	11,100	Top:top0 AudDSP:dsp0 pre data[1]	Top:top0 AudDSP:dsp0 output_data[11]	AUD BCLK	AUD BCLK	83.000	-0.235	71.684
Setup: 'pll0 altpll_1 sd1 pll7 dk[1]'	36	11,101	Top:top0[AudDSP:dsp0[pre_data[2]	Top:top0[AudDSP:dsp0]output_data[14]	AUD BCLK	AUD BCLK	83,000	-0.235	71.683
Setup: 'pli0 altpli_1 sd1 pli7 dk[0]'	37	11.106	Top:top0[AudDSP:dsp0[pre_data[3]	Top:top0[AudDSP:dsp0]output_data[15]	AUD BCLK	AUD BCLK	83.000	-0.235	71.678
Hold: 'CLOCK_50'	38	11.137	Top:top0[AudDSP:dsp0[pre_data[1]	Top:top0 AudDSP:dsp0 output_data[12]	AUD BCLK	AUD BCLK	83.000	-0.235	71.647
Hold: 'pli0 altpll_1 sd1 pli7 clk[0]'	39	11.152	Top:top0 AudDSP:dsp0 pre_data[6]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.235	71.632
Hold: 'pll0 altpll_1 sd1 pll7 clk[1]'	40	11.163	Top:top0 AudDSP:dsp0 pre_data[2]	Top:top0 AudDSP:dsp0 output_data[11]	AUD_BCLK	AUD_BCLK	83.000	-0.235	71.621
= 11-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	V 41	11,165	Top:top0[AudDSP:dsp0]pre_data[0]	Ton:ton0[AudDSP:dsn0[output_data[13]]	AUD BOLK	AUD BOLK	83.000	-0.210	71.644

Recovery Summary	^	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Del
Removal Summary		1 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Minimum Pulse Width Summary		2 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[15]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
✓ Worst-Case Timing Paths		3 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[16]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Setup: 'AUD BCLK'		4 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[17]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
		5 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[18]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Setup: 'CLOCK_50'		6 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[19]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Setup: 'pll0 altpll_1 sd1 pll7 dk[1]'		7 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[20]	AUD_BCLK	CLOCK_50	1.000	-0.861	2,530
Setup: 'pll0 altpll_1 sd1 pll7 dk[0]'		9 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Hold: 'CLOCK_50'		9 -2.402 10 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.861 -0.861	2.530
→ Hold: 'pll0 altpll_1 sd1 pll7 dk[0]'		10 -2.402	Top:top0 state_r.S_PLAY Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[23] Top:top0 time_counter_r[24]	AUD_BCLK AUD_BCLK	CLOCK_50 CLOCK_50	1.000	-0.861	2.530
■ Hold: 'pli0 laltoll 1 lsd1 lpli7 ldk [1]'		12 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[25]	AUD_BCLK	CLOCK_50	1.000	-0.861	2.530
Hold: 'AUD BCLK'		13 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[26]	AUD_BCLK	CLOCK_50	1.000	-0.861	2,530
Minimum Pulse Width: 'CLOCK 50'		14 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[29]	AUD BOLK	CLOCK 50	1.000	-0.861	2,530
		15 -2.402	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[28]	AUD BCLK	CLOCK 50	1.000	-0.861	2,530
Minimum Pulse Width: 'CLOCK2_50'		16 -2.402	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[30]	AUD BCLK	CLOCK 50	1.000	-0.861	2,530
Minimum Pulse Width: 'CLOCK3_50'		17 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[0]	AUD BCLK	CLOCK 50	1.000	-0.859	2,479
Minimum Pulse Width: 'AUD_BCLK'		18 -2.349	Top:top0 state_r.S_PLAY	Top:top0[time_counter_r[1]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Minimum Pulse Width: 'pll0 altpll_1 sd1 pll7 clk[1]'		19 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[2]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Minimum Pulse Width: 'pll0 altpll_1 sd1 pll7 clk[0]'		20 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[3]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
> Datasheet Report		21 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[4]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Metastability Summary		22 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[5]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Slow 1200mV 0C Model		23 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[6]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Fmax Summary		24 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[7]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
_ ,		25 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[8]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
setup Summary		26 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[9]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Hold Summary		27 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[10]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Recovery Summary		28 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[11]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Removal Summary		29 -2.349 30 -2.349	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[12]	AUD_BCLK	CLOCK_50	1.000	-0.859	2.479
Minimum Pulse Width Summary		30 -2.349	Top:top0 state_r.S_PLAY Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[13] Top:top0 time_counter_r[14]	AUD_BCLK AUD_BCLK	CLOCK_50 CLOCK_50	1.000	-0.859 -0.859	2.479
✓ ☑ Worst-Case Timing Paths		32 -2.234	Top:top0 state_r.S_PLAT Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.850	2.373
Setup: 'AUD BCLK'		33 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.850	2.373
Setup: 'CLOCK 50'		34 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[16]	AUD BCLK	CLOCK 50	1.000	-0.850	2.373
		35 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[17]	AUD BCLK	CLOCK 50	1.000	-0.850	2,373
Setup: 'pll0 altpll_1 sd1 pll7 dk[1]'		36 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[18]	AUD BCLK	CLOCK 50	1.000	-0.850	2,373
Setup: 'pli0  altpli_1 sd1 pli7 dk[0]'		37 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[19]	AUD BCLK	CLOCK 50	1.000	-0.850	2,373
Hold: 'CLOCK_50'		38 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[20]	AUD BCLK	CLOCK 50	1.000	-0.850	2,373
Hold: 'pll0 altpll_1 sd1 pll7 dk[0]'		39 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK 50	1.000	-0.850	2.373
== Hold: 'pll0 altpll_1 sd1 pll7 dk[1]'		40 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.850	2.373
TILL SUB-BOOK		41 -2.234	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[23]	AUD_BCLK	CLOCK_50	1.000	-0.850	2.373
		42 -2.234	Top:top0istate r.S WAIT	Ton:ton01time counter r[24]	ALID BOLK	CLOCK 50	1.000	-0.850	2.373










ble of Contents	Fast 1200mV 0C Model Setup: 'AUD_BCLK'									
Minimum Pulse Width: 'pll0  altpll_1 sd1 pll7 ck[1]'	^	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Da	
Minimum Pulse Width: 'pll0 laltpll 1 lsd1 pll7 ldk[0]'	1	-1.651	Debounce:deb2 neg_r	Top:top0 state_r.S_WAIT	pl0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.710	3.259	
> Datasheet Report	2	-1.556	Debounce:deb1 neg_r	Top:top0 state_r.S_WAIT	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.710	3.16	
Metastability Summary	3	-1.543	Debounce:deb1 neg_r	Top:top0 state_r.S_PLAY_PAUSE	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	3.15	
_	4	-1.542	Debounce:deb0 neg_r	Top:top0 state_r.S_RECD_PAUSE	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	3,15	
Fast 1200mV 0C Model	5	-1.433	Debounce:deb1 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	3.04	
Setup Summary	6	-1.386	Debounce:deb0 neg_r	Top:top0 state_r.S_RECD	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.622	2.90	
Hold Summary	7	-1.231	Debounce:deb0 neg_r	Top:top0 state_r.S_WAIT	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.710	2.83	
Recovery Summary	8	-1.189	Debounce:deb2 neg_r	Top:top0 state_r.S_PLAY_PAUSE	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	2.79	
Removal Summary	9	-1.185	Debounce:deb2 neg_r	Top:top0 state_r.S_RECD_PAUSE	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	2.79	
Minimum Pulse Width Summary	10	-1.128	Debounce:deb0 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	2.73	
✓ ☑ Worst-Case Timing Paths	11		Debounce:deb2 neg_r	Top:top0 state_r.S_RECD	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.622	2.63	
	12		Debounce:deb2 neg_r	Top:top0 state_r.S_PLAY	pll0 altpll_1 sd1 pll7 dk[1]	AUD_BCLK	0.001	1.712	2.61	
Setup: 'AUD_BCLK'	13		Top:top0 I2cInitializer:init0 finish	Top:top0 state_r.S_IDLE	pll0 altpll_1 sd1 pll7 dk[0]	AUD_BCLK	1.000	1.719	3.27	
Setup: 'CLOCK_50'	14		Top:top0 I2cInitializer:init0 finish	Top:top0 state_r.S_WAIT	pli0 altpli_1 sd1 pli7 dk[0]	AUD_BCLK	1.000	1.719	3.2	
Setup: 'pli0  altpli_1 sd1 pli7 clk[1]'	15		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.8	
== Setup: 'pll0 altpll_1 sd1 pll7 clk[0]'	16		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[14]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.	
Hold: 'CLOCK 50'	17		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[12]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.	
Hold: 'pll0 altpll_1 sd1 pll7 dk[0)'	18	44.272	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[11]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.	
	19		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[13]	AUD_BCLK	AUD_BCLK	83.000	-0.021	38.6	
Hold: 'pli0 altpli_1 sd1 pli7 clk[1]'	20	44.324	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[10]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.6	
Hold: 'AUD_BCLK'	21	44.338	Top:top0 AudDSP:dsp0 pre_data[0]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.	
Minimum Pulse Width: 'CLOCK_50'	22		Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[9]	AUD_BCLK	AUD_BCLK	83.000	-0.031	38.6	
Minimum Pulse Width: 'CLOCK2 50'	23		Top:top0 AudDSP:dsp0 pre_data[1]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.	
Minimum Pulse Width: 'CLOCK3 50'		44.405	Top:top0 AudDSP:dsp0 pre_data[2]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.4	
Minimum Pulse Width: 'AUD BCLK'	25 26		Top:top0 AudDSP:dsp0 pre_data[0]	Top:top0 AudDSP:dsp0 output_data[14] Top:top0 AudDSP:dsp0 output_data[7]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.4	
	27	44.408	Top:top0 state_r.S_RECD		AUD_BCLK	AUD_BCLK	83.000	-0.031 -0.115	38.5	
Minimum Pulse Width: 'pl0 altpll_1 sd1 pll7 clk[1]'	28	44,468	Top:top0 AudDSP:dsp0 pre_data[1]	Top:top0 AudDSP:dsp0 output_data[14]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.4	
Minimum Pulse Width: 'pil0 altpll_1 sd1 pil7 dk[0]'	29	44,473	Top:top0 AudDSP:dsp0 pre_data[0] Top:top0 AudDSP:dsp0 pre_data[4]	Top:top0 AudDSP:dsp0 output_data[12] Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK AUD_BCLK	AUD_BCLK AUD_BCLK	83.000	-0.115	38.4	
> a Datasheet Report	30		Top:top0 AudDSP:dsp0 pre_data[4] Top:top0 AudDSP:dsp0 pre_data[2]	Top:top0 AudDSP:dsp0 output_data[15]	AUD BCLK	AUD_BCLK	83.000	-0.115	38.4	
Metastability Summary	31	44,483	Top:top0[state r.S RECD	Top:top0[AudDSP:dsp0[output_data[14] Top:top0[AudDSP:dsp0[output_data[5]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.	
Multicorner Timing Analysis Summary	32		Top:top0[AudDSP:dsp0[pre_data[0]	Top:top0 AudDSP:dsp0 output_data[1]	AUD BCLK	AUD BCLK	83.000	-0.115	38.4	
> Multicorner Datasheet Report Summary	33	44,498	Top:top0[AudDSP:dsp0]pre_data[1]	Top:top0 AudDSP:dsp0 output_data[11]	AUD BCLK	AUD BCLK	83.000	-0.115	38.3	
	34	44,500	Top:top0 state r.S RECD	Top:top0 AudDSP:dsp0 output_data[12]	AUD BCLK	AUD BCLK	83.000	-0.021	38.4	
> Advanced I/O Timing	35		Top:top0[AudDSP:dsp0[pre_data[1]	Top:top0 AudDSP:dsp0 output_data[11]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.3	
> Clock Transfers	36	44.522	Top:top0 AudDSP:dsp0 pre_data[3]	Top:top0 AudDSP:dsp0 output_data[15]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.3	
Report TCCS	37	44.533	Top:top0[AudDSP:dsp0]pre_data[0]	Top:top0 AudDSP:dsp0 output_data[13]	AUD_BCLK	AUD_BCLK	83.000	-0.115	38.3	
Report RSKM	38	44.534	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[13]	AUD_BCLK	AUD_BCLK	83.000	-0.103	38.4	
Unconstrained Paths	39	44.535	Top:top0 state_r.S_RECD	Top:top0 AudDSP:dsp0 output_data[8]	AUD_BCLK	AUD_BCLK	83.000	-0.021	38.4	
	40		Top:top0 AudDSP:dsp0 pre_data[0]	Top:top0 AudDSP:dsp0 output_data[10]	AUD_BCLK	AUD_BCLK	83,000	-0.115	38.3	
or measures	V 41		Top:top0[AudDSP:dsp0[pre_dsta[0]	Top:top0 AudDSP:dsp0 output_dsta[10]	AUD BOLK	AUD BOLK	83.000	-0.115	38.3	


Minimum Pulse Width: 'pll0 altpll_1 sd1 pll7 clk[1]'	^	Slack	From Node	To Node	Launch Clock	Latch Clock	Relationship	Clock Skew	Data Dela
Minimum Pulse Width: 'pll0 laltpll 1 sd1 pll7 dk[0]'	1	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
> Datasheet Report	2	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[15]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Metastability Summary	3	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[16]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Fast 1200mV OC Model	4	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[17]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
_	5	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[18]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
setup Summary	6	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[19]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
■ Hold Summary	7	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[20]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Recovery Summary	8	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Removal Summary	9	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Minimum Pulse Width Summary	10	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[23]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
	11	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[24]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
✓ Worst-Case Timing Paths	12	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[25]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Setup: 'AUD_BCLK'	13	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[26]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Setup: 'CLOCK_50'	14		Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[29]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Setup: 'pll0  altpll_1 sd1 pll7 clk[1]'	15	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[28]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
== Setup: 'pll0 altpll 1 sd1 pll7 clk[0]'	16	-0.643	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[30]	AUD_BCLK	CLOCK_50	1.000	-0.307	1.313
Hold: 'CLOCK 50'	17	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[0]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
	18	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[1]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Hold: 'pll0 altpll_1 sd1 pll7 clk[0]'	19	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[2]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Hold: 'pli0 altpll_1 sd1 pli7 clk[1]'	20	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[3]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Hold: 'AUD_BCLK'	21	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[4]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'CLOCK_50'	22	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[5]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'CLOCK2 50'	23	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[6]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'CLOCK3 50'	24	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[7]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
<del></del>	25	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[8]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'AUD_BCLK'	26	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[9]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'pll0 altpll_1 sd1 pll7 dk[1]'	27	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[10]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Minimum Pulse Width: 'pll0  altpll_1 sd1 pll7 dk[0]'	28	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[11]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
> a Datasheet Report	29	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[12]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Metastability Summary	30	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[13]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
Multicorner Timing Analysis Summary	31	-0.620	Top:top0 state_r.S_PLAY	Top:top0 time_counter_r[14]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.292
	32	-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[27]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
	33	-0.572 -0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[15]	AUD_BCLK	CLOCK_50	1.000	-0.305 -0.305	1.244
Advanced I/O Timing	34	-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[16]	AUD_BCLK	CLOCK_50	1.000	-0.305 -0.305	1.244
Clock Transfers	36		Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[17]	AUD_BCLK	CLOCK_50			
Report TCCS		-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[18]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
Report RSKM	37	-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[19]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
Inconstrained Paths	38	-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[20]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
	39 40	-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[21]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
		-0.572	Top:top0 state_r.S_WAIT	Top:top0 time_counter_r[22]	AUD_BCLK	CLOCK_50	1.000	-0.305	1.244
	> 41	-0.572 -0.572	Top:top0 state_r.S_WAIT Top:top0 state_r.S_WAIT	Top:top0[time_counter_r[23] Top:top0[time_counter_r[24]	AUD_BCLK AUD_BCLK	CLOCK_50	1.000	-0.305 -0.305	1.244







	Clock	Setup	Hold	Recovery	Removal	Minimum Pulse Width
1		-2.736	0.175	N/A	N/A	9.244
1	AUD_BCLK	-2.736	0.201	N/A	N/A	40.585
2	CLOCK2_50	N/A	N/A	N/A	N/A	16.000
3	CLOCK3_50	N/A	N/A	N/A	N/A	16.000
4	CLOCK_50	-2.615	0.175	N/A	N/A	9.244
5	pll0 altpll_1 sd1 pll7 clk[0]	9989.058	0.181	N/A	N/A	4999.708
6	pll0 altpll_1 sd1 pll7 clk[1]	80.591	0.182	N/A	N/A	41.373
2	▼ Design-wide TNS	-118.236	0.0	0.0	0.0	0.0
1	AUD_BCLK	-14.852	0.000	N/A	N/A	0.000
2	CLOCK2_50	N/A	N/A	N/A	N/A	0.000
3	CLOCK3_50	N/A	N/A	N/A	N/A	0.000
4	CLOCK_50	-103.384	0.000	N/A	N/A	0.000
5	pll0 altpll_1 sd1 pll7 dk[0]	0.000	0.000	N/A	N/A	0.000
6	pll0 altpll_1 sd1 pll7 clk[1]	0.000	0.000	N/A	N/A	0.000



### 遇到的問題與解決辦法

I2C 的規範很多,一開始沒有全部顧及到,沒辦法錄音及播放,後來查資料還有和同學討論,再加上用 SevenHexDecoder 顯示目前 Top 所在的 state 在板子上才終於修正並確定了 I2C 有合理運作。

一開始錄音播放時雖然有聲音,但會有許多雜訊,似乎是一個給 SRAM data 的 register 值的問題,應該是我們在原本以為沒差的地方把他的值從鎖住變成歸回 到 0 就解決了。

### Bonus 設計

用七段顯示器顯示目前 Top 工作狀態在閒置,錄音,錄音暫停,播放或播放暫

停。

用七段顯示器顯示目前的錄音時間和目前播放到多少秒的錄音。

用七段顯示器顯示目前的播放是快速還是慢速,是 2(1/2)倍還是 3(1/3)倍...,且可在播放過程中隨意調整速度。

能夠倒著播放錄好的音訊。