

1. a) We essentially need to calculate a weighted average using the percentages in table.

$$CPI = 1.2 \frac{cc}{instr} (0.15) + 1.1 \frac{cc}{instr} (0.45) + 1.3 \frac{cc}{instr} (0.40) = 1.195 \frac{cc}{instr}$$

for control instructions $\Rightarrow 10\% + 1\% + 2\% + 2\% = 15\% = 0.15$

for alu instructions $\Rightarrow 22\% + 2\% + 6\% + 9\% + 6\% = 45\% = 0.45$

for loads & stores $\Rightarrow 21\% + 9\% + 8\% + 2\% = 40\% = 0.40$

- b) We can use units to help remember the proper equation here. We want execution time in seconds and we have # of instructions, $\frac{instr}{sec}$, and $\frac{cc}{instr}$.

$$\text{execution time} = \frac{1}{\frac{cc}{s}} \cdot \frac{cc}{instr} \cdot instr$$

$$= \frac{1.195 \frac{cc}{instr} \times 2 \cdot 10^6 \text{ instr}}{2.5 \cdot 10^9 \frac{cc}{s}} = 0.956 \cdot 10^{-3} s$$

$$= \underline{0.956 \text{ ms}}$$

- c) We basically recalculate a) & b) w/ new numbers

$$CPI = 1.2 \frac{cc}{instr} (0.40) + 1.1 \frac{cc}{instr} (0.15) + 0.9 \frac{cc}{instr} (0.45)$$

$$= 1.05 \frac{cc}{instr}$$

$$\text{execution time} = \frac{1.05 \frac{cc}{instr} \times 2 \cdot 10^6 \text{ instr}}{3.5 \cdot 10^9 \frac{cc}{s}} = \underline{0.6 \text{ ms}}$$

$$\text{speedup} = \frac{0.956 \text{ ms}}{0.6 \text{ ms}} = \underline{1.59 \times}$$

2. We can use Figure 2.14 to translate register names to their associated register numbers and Figure 2.19 to determine opcodes and function fields. I realize the problem does not ask for function fields, but I will provide them anyway.

add \$t4, \$t5, \$t6

rd ~~add~~ = \$t4 = 12₁₀

rs ~~add~~ = \$t5 = 13₁₀

rt ~~add~~ = \$t6 = 14₁₀

opcode = R-type = 0

function field = 100000₂
= 32₁₀

the 10 indicates base 10 number

lw \$t2, 8(\$t4)

rs = \$t4 = 12₁₀

rt = \$t2 = 10₁₀

immediate = 8₁₀

opcode = 100011₂
= 35₁₀

lw \$t3, 12(\$t4)

rs = ~~\$t3~~ = \$t4 = 12₁₀

rt = \$t3 = 11₁₀

immediate = 12₁₀

opcode = 35₁₀

xor \$t6, \$t2, \$t3

rd ~~add~~ = \$t6 = 14₁₀

rs ~~add~~ = \$t2 = 10₁₀

rt ~~add~~ = \$t3 = 11₁₀

opcode = 0

function = 100110₂
= 38₁₀

addi \$t4, \$t4, 8

rt = \$t4 = 12₁₀

rs = \$t4 = 12₁₀

immediate = 8₁₀

opcode = 001000₂
= 8₁₀

2. continued...

sw \$t6, 24(\$t4)

rt = \$t6 = 14₁₀
rs = \$t4 = 12₁₀
immediate = 24₁₀

opcode = 101011₂
= 43₁₀

3. 000000 100001 000010000 00000 100000
R-type rs = 16₁₀ rt = 16₁₀ rd = 16₁₀ shamt = 0 function = 32₁₀
add

R-type add \$50, \$50, \$50

4. this is an I-type of instruction
w/ an op code of 101011₂

sw \$t0, -16(\$sp)

rs = 29₁₀ = \$sp = 11101₂
rt = \$t0 = 8₁₀ = 01000₂

immediate = -16

= 11111111110000₂

16₁₀ = 000010000₂

-16₁₀ = 111101111
+ 1
111110000

to get -16₁₀ we can
determine 16₁₀ in base 2
and then ^{2's} complement the result,
which means invert the bits & add 1

101011 1110 101000 11111111111111
op rs rt immediate

15:4

0000

immediate 3:0

5. a) the address in hex is: $0x20014924$

the pseudo instruction to do this would ~~be~~ be:

`la $t1, 0x20014924`

this turns into the ~~following~~ following:

`lui $t0, 0x2001`
`ori $t0, $t0, 0x4924`

b) no you cannot because the jump format only allows the encoding of a 26-bit ~~pseudo~~ immediate value that is shifted to the left by 2 bits giving us 28 bits. Thus, ~~the~~ the remaining 4 bits must come from $PC+4$, $PC+4$ in this case is $0x00000004$ and thus the upper 4 bits are 0000_2 which is not equal to 0010_2

c) same as b) so no

d) $PC+4 = 0x1FFFF004$

upper 4 bits are $0001_2 \neq 0010_2$

so no

e) you ~~would~~ would use the following assembly code:


`la $at, 0x20014924`
`jr $at`

or

`lui $at, 0x2001`
`ori $at, $at, 0x4924`
`jr $at`


6. (20 points) Consider the single-cycle datapath shown below with the following component latencies:

I-mem	Add	Mux	ALU	Reg Read	Reg Write	D-Mem	Sign-Extend	Shift-Left-2
200ps	90ps	15ps	100ps	90ps	40ps	200ps	15ps	10ps



- (a) What is the maximum achievable clock rate for the datapath above? Ignore the effects of the control unit.
 Hint: Mark the arrival time of valid data on each of the components in the figure above.
 $f = 1/660ps = 1.516GHz$
- (b) What is the latency of a load instruction in this datapath? $660ps$
- (c) What is the latency of a store instruction? $405ps + 200ps = 605ps$
- (d) What is the latency of an ALU instruction? $405ps + 15ps + 40ps = 460ps$
- (e) What is the CPI of this design? 1 cycle/instr
- (f) Consider the pipelined datapath shown below. Ignoring the effects of the control unit and flip-flop delays, what is the maximum achievable clock rate?

The critical path is $200ps$
 so the clock rate would be
 $\frac{1}{200ps} = 5GHz$



- (g) What would be the latency of a load instruction in the pipelined datapath? $5 \times 200ps = 1000ps$
- (h) What would be the latency of an ALU instruction? *the same 1000ps*
- (i) Assuming a long running program with no pipeline hazards, what is the instruction throughput of the above pipelined processor? What is the speedup compared to the single-cycle machine?
- (j) What is the maximum achievable clock rate of the pipelined datapath above if we account for a 20ps flip-flop delay.
- (k) Why is the single-cycle design impractical?
- (l) Compare the speedup you calculated in Problem 6i with that of the ideal speedup for a 5-stage pipeline. What are some things that reduce the speedup of pipelining?

i) instruction throughput ideally would be 1 instr/cycle or 1 cycle/instr. The speed up would then be $\frac{5}{1.515} = 3.3x$

j) the critical path would then be $200ps + 20ps = 220ps$
 clock rate = $\frac{1}{220ps} = 4.55 \text{ GHz}$

k) The critical path is too long w/ a single cycle and many components remain idle throughout most of the cycle. not efficient and slower clock.

l) In part i) we calculated a $3.3x$ speedup whereas ideal is $5x$. The main loss here was pipeline fragmentation. WB only required $55ps$ whereas Mem took $200ps$. The stages are not broken up evenly. other inefficiencies can be due to hazards and flip-flop delays, clock skew, setup time etc

7,

```

add ($t1), $t2, $t3
lw $t4, 0($t1)
lw $t5, 4($t1)
lw $t6, 8($t1)
xor $t7, $t4, $t5
xor $t7, $t7, $t6
sw $t7, 24($t1)
addi $t1, $t1, 8

```

a) see above for example:

```

add ($t1), $t2, $t3    means that add produces
                        $t1 and lw consumes
lw $t4, 0($t1)         $t1

```

b. Assuming register write happens at the beginning of the clock cycle and read happens at the end means that if an instruction is producing a register needed by another instruction and is in the *lw* stage when the other instruction is in the *decode*, no stalling is needed and data is passed through the register file as expected.

```

add $t1, $t2, $t3
nop
nop
lw $t4, 0($t1)
lw $t5, 4($t1)
lw $t6, 8($t1)
nop → xor $t7, $t4, $t5
      nop
      xor $t7, $t7, $t6
      nop
      nop
      sw $t7, 24($t1)

```

I forgot there should be a *nop* here because of \$t5 between *lw* and *xor*

7. continued...

C.
~~add \$t1, \$t2, \$t3~~
~~lw \$t4, 0(\$t1)~~
~~lw \$t5, 4(\$t1)~~
~~lw \$t6, 8(\$t1)~~
~~xor \$t7, \$t4, \$t5~~
~~xor \$t7, \$t7, \$t6~~
~~sw \$t7, 24(\$t1)~~
~~addi \$t1, \$t1, 8~~

it turns out we don't need nops if we have data forward with this sequence of code.

The ~~third~~ second lw produces \$t5 and the ^{1st} xor consumes \$t5, but the third lw separates the two so we don't need a nop.

Similarly the last lw produces \$t6 and the second xor consumes \$t6, but the first xor separates the two so no need for a nop. All other dependences can be forwarded w/ out nops.

d. same as above because no nops. //

8. a)

	cc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lw \$t2, 0(\$t1)		F	D	E	M	W											
beg \$t2, \$t0, label2		F	D	E	M	W											
lw \$t3, 0(\$t2)			F	F	D	E	M	W									
beg \$t3, \$t0, label1				F	D	E	M	W									
add \$t1, \$t3, \$t1					F	F	D	E	M	W							
beg \$t2, \$t0, label2							F	F	D	E	M	W					
lw \$t3, 0(\$t2)								F	D	E	M	W					
sw \$t1, 0(\$t2)									F	D	E	M	W				

flushes due to branches being taken

6) This code requires 16 clock cycles to execute to completion.

	cc	1	2	3	4	5	6	7	8	9	10	11	12	13	14	
lw \$t2, 0(\$t1)		F	D	E	M	W										
beg \$t2, \$t0, label2		F	D	E	M	W										
lw \$t3, 0(\$t2)			F	F	D	E	M	W								
beg \$t3, \$t0, label1				F	D	E	M	W								
add \$t1, \$t3, \$t1					F	F	D	E	M	W						
beg \$t2, \$t0, label2							F	D	E	M	W					
lw \$t3, 0(\$t2)								F	D	E	M	W				
sw \$t1, 0(\$t2)									F	D	E	M	W			


no flush because 100% correct prediction!

8. ~~the~~ continued...

- d) the 100% predictor allows the code to execute in 16 cc as opposed to 16 cc so speedup is :

$$\frac{16}{14} = 1.1429x$$

- e) If you move the ~~decision~~ ^{resolution} (decision) to the decode stage, you actually don't need the predictor but you would have additional forwarding and stalling



this scheme takes 16 cc to execute, which is the same as part a). Although we avoid two flush cycles by resolving branches earlier in the pipeline, we introduce 2 additional stalls due to making data hazards worse. Best solution so far is to use a branch predictor!

- f) we can use the tables in Figures 2.14 & 2.19 to determine the opcode & rs, rt encoding.

opcode for beg: 000100₂

beg \$t2, \$t0, label2

rs = \$t2 = 10₁₀ = 01010₂

rt = \$t0 = 8₁₀ = 01000₂

for the offset, label 2 is 3 instructions ahead of the branch delay so the offset is 3

8. f) continued...

~~branch~~ beq \$t2, \$t0, label2

0001000100100000000000000011
 opcode rs rt offset

index!

0x11480003

beq \$t3, \$t0, label1

rs = \$t3 = 11₁₀ = 01011₂
 rt = \$t0 = 8₁₀ = 01000₂

the offset is -3
 because label 1 is 3
 instructions behind the
 branch delay, i.e. PC+4

00010001011010001111111111101
 opcode rs rt offset

0x1168FFFD

9. a) The delays without the multiplier are the same as those in problem 6 so the code time without the multiplier is 660ps & the clock rate is 1.516GHz

With the multiplier, the ALU delay goes from 100ps to 300ps. Thus, the critical path goes up 200ps and is 860ps with the multiplier.
 The clock rate is 1.1636GHz which is $\frac{1.51}{1.163} = 1.30x$ slower!

b) The clock rate is 1.30x slower but the instruction count was reduced by 20%. Also note the CPI remains 1.

$$\frac{t_{new}}{t_{old}} = 1.3 \times 0.8 = 1.04 \quad \text{or } 4\% \text{ slower}$$

$$\text{speedup} = \frac{t_{old}}{t_{new}} = \frac{1}{1.04} = 0.962$$

9. continued...

- c) If our ALU now has a 300ps delay, the critical path of the processor is now through the execute stage w/ a delay of 315ps.

The clock rate of the pipelined processor is now

$$\frac{1}{315\text{ps}} = \underline{3.175\text{GHz}}$$

- d) The clock rate is now $\frac{4.55}{3.175} = 1.43\times$ slower!

$$\text{Overall speedup} = \cancel{\text{N/A}} \frac{1}{0.8 \times 1.43} = 0.872\times \text{ speedup}$$

so no! the multiplier slows the design down.

- e) By pipelining the multiplier and pulling it out of the ALU, it is no longer on the critical path so the clock rate remains unchanged with the addition of the multiplier so 4.55 GHz

- f) The problem basically asks us to assume the CPI does not change b/c pipelining the multiplier. If that is the case, we will run 20% faster so our speedup is
- $$\frac{1}{0.8} = \underline{1.25\times}$$