# Lab 1

THE REGISTER FILE AND ALU

Due: 5 March 2020

 $\begin{array}{c} \text{David Kirby} \\ 101652098 \end{array}$ 

## Source Code

# RegisterFile.vhd

```
-- This source file describes a 32x32 register file such
   -- that the Oth register is always O and is not writeable
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all;
10
   entity RegisterFile is
12
13
   port( RdRegA: in std_logic_vector(4 downto 0);
14
          RdRegB: in std_logic_vector(4 downto 0);
15
          WrReg: in std_logic_vector(4 downto 0);
16
          Clk: in std_logic;
17
          RegWrEn: in std_logic;
          WrData: in std_logic_vector(31 downto 0);
19
          RdDataA: out std_logic_vector(31 downto 0);
20
          RdDataB: out std_logic_vector(31 downto 0)
21
   );
   end RegisterFile;
23
25
   architecture RegisterFile of RegisterFile is
27
29
   --create an array of 31 32-bit registers
30
     type register_array is array (1 to 31) of
31
       std_logic_vector (31 downto 0);
32
     signal Registers: register_array;
33
34
35
   begin
36
37
38
   --describe the write functionality
39
     process(Clk) -- only do something if clock changes
40
     begin
41
       --on the rising edge of clock
42
       if(Clk'event and Clk='1') then
          --only write if enabled and not
44
          --attempting to write to 0 reg
          if(RegWrEn='1' and conv_integer(WrReg)/=0) then
46
            Registers(conv_integer(WrReg)) <= WrData;</pre>
          end if;
48
       end if;
     end process;
50
```

```
51
   --describe the read functionality
52
      process(RdRegA, Registers) begin
53
        if(conv_integer(RdRegA)=0) then RdDataA <=</pre>
          (others => '0'); --implements our $zero register
55
        else
          RdDataA <= Registers(conv_integer(RdRegA));</pre>
57
        end if;
      end process;
59
60
      process(RdRegB, Registers) begin
61
        if(conv_integer(RdRegB)=0) then RdDataB <=</pre>
62
          (others => '0'); --implements our $zero register
63
64
          RdDataB <= Registers(conv_integer(RdRegB));</pre>
        end if;
66
      end process;
   end RegisterFile;
68
```

## Source Code

#### ALU.vhd

```
-- Arithmetic Logic Unit (ALU) takes at most two
   -- 32-bit inputs and outputs one 32-bit result.
   -- This is done via purely combinational logic.
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all; --needed to describe
   use ieee.std_logic_arith.all; --arithmetic on std_logic_vector
   use ieee.numeric_std.all; --types. Treated as unsigned!
   entity ALU is
12
13
   port( AluCtrl: in std_logic_vector(3 downto 0);
14
         AluInA, AluInB: in std_logic_vector(31 downto 0);
15
         AluResult: out std_logic_vector(31 downto 0)--;
16
            Equals: out std_logic
                                      -- not needed yet
17
   );
18
   end ALU;
19
   architecture ALU of ALU is
21
22
   begin
23
     process(AluInA, AluInB, AluCtrl)
25
     begin
26
       case AluCtrl is
27
                  -- Bitwise ands two registers and stores the result in a register
              when b"0000" => --AND
29
                  AluResult <= AluInA and AluInB;
31
                  -- Bitwise logical ors two registers and stores the result in a
                  -- register
33
              when b"0001" => --OR
34
                  AluResult <= AluInA or AluInB;
35
36
                  -- Shifts a register value left by the shift amount listed in the
37
                  -- instruction and places the result in a third register. Zeroes
38
                  -- are shifted in.
39
              when b"0011" => --SLL
40
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) sll conv_integer(AluInA));</pre>
41
42
                  -- Shifts a register value right by the shift amount (shamt) and
                  -- places the value in the destination register. Zeroes are
44
                  -- shifted in.
              when b"0100" => --SRL
46
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) srl conv_integer(AluInA));
48
                  -- Adds two registers and stores the result in a register
              when b"1000" \Rightarrow --ADDU
50
```

```
AluResult <= AluInA + AluInB;
51
52
                   -- Subtracts two registers and stores the result in a register
53
              when b"1001" => --SUBU
                  AluResult <= AluInA - AluInB;</pre>
55
                   -- Exclusive ors two registers and stores the result in a register
57
              when b"1010" => --XOR
                  AluResult <= AluInA xor AluInB;
59
                   -- If $s is less than $t, $d is set to one. It gets zero
61
                   -- otherwise.
62
              when b"1011" => --SLTU
63
                  if (AluInA) < (AluInB) then
64
                       AluResult <= (0 => '1', others => '0');
                  else
66
                       AluResult <= (others => '0');
67
                  end if;
68
69
                   -- Nors two registers and stores the result in a register
70
              when b"1100" \Rightarrow --NOR
71
                  AluResult <= AluInA nor AluInB;
72
                   -- Shifts a register value right by the shift amount (shamt) and
74
                   -- places the value in the destination register. The sign bit is
                   -- shifted in.
76
              when b"1101" => --SRA
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) sra conv_integer(AluInA));</pre>
78
79
                   -- The immediate value is shifted left 16 bits and stored in the
80
                   -- register. The lower 16 bits are zeroes.
81
              when b"1110" \Rightarrow --LUI
82
                  AluResult <= AluInB(15 downto 0) & x"0000";
83
                   -- Everything else
85
              when others => -- others
86
                  AluResult <= (others => '-');
87
          end case;
      end process;
89
   end ALU;
```