



David Kirby

[Course Home](#)[Quizzes & Tests](#)**Take Test: ECE 344L Final Exam Spring 2020**

Take Test: ECE 344L Final Exam Spring 2020

Test Information

Description This is the online final exam for ECE 344L - Spring 2020

Instructions There is no time limit to complete the exam other than it must be submitted by the due date. You have one attempt.

Multiple Attempts Not allowed. This test can only be taken once.

Force Completion This test can be saved and resumed later.

Question Completion Status:



QUESTION 1

5 points

Saved

Which peripheral on the PIC32MX795F512L could we use if we need to implement an asynchronous, full-duplex serial communication channel

			Terminal		3 (12pt)														

Click Save and Submit to save and submit. Click Save All Answers to save all answers.

Path: p » span

Words:1

QUESTION 2**5 points****Saved**

The MIPS processor uses a pipelined architecture, which introduces the possibility of data hazards and control hazards. Explain what a data hazard is, give a specific example of where we will encounter a data hazard, and describe what measures you would take when writing your assembly language programs to avoid problems with data hazards

Terminal 3 (12pt)

Data hazards exist when there are data dependencies between nearby instructions. For example:

```
lw $s0, 20($t1)
```

```
add $t2, $s0, $t3
```


In this example, add is trying to consume data \$s0, but lw has not finished producing it. To mitigate this, we would need to stall the pipeline, for example with a nop.

Path: p » span

Words:52

QUESTION 3**10 points****Saved**

You are examining a burst of digital data that has been transmitted by the UART to the RS-232 adapter in order to verify that you have configured the system properly.



Based on this measured signal, which of the following configurations could be correct for this burst of data? (Recall we use a shorthand notation of Data Bits,

TABLE 7-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

Virtual Address (BF88_#)	Register Name(s)	Bit Range	Bits																All Resets	
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0		
1000	INTCON	31:16 15:0	— —	— —	— —	— MVEC	— —	— —	— —	— —	— —	— —	— —	— INT4EP	— INT3EP	— INT2EP	— INT1EP	— INT0EP	SS0	0000
1010	INTSTAT ⁽³⁾	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	—	0000
1020	IPTRMR	31:16 15:0	IPTRMR<31:0>																0000	
1030	IFS0	31:16 15:0	I2C1MIF INT3IF	I2C1SIF OC3IF	I2C1BIF IC3IF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000	
1040	IFS1	31:16 15:0	IC3EIF RTCCIF	IC2EIF FSCMIF	IC1EIF I2C2MIF	ETHIF I2C2SIF	CAN2IF ⁽²⁾ I2C2BIF	CAN1IF I2C2TXIF SPI4TXIF I2C5MIF	USBIF U2RXIF	FCEIF U2EIF	DMA7IF ⁽²⁾ U3TXIF	DMA6IF ⁽²⁾ U3RXIF	DMA5IF ⁽²⁾ U3EIF	DMA4IF ⁽²⁾ CMP2IF	DMA3IF CMP1IF	DMA2IF PMP1IF	DMA1IF AD1IF	DMA0IF CNIF	0000	
1050	IFS2	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	
1060	IEC0	31:16 15:0	I2C1MIE INT3IE	I2C1SIE OC3IE	I2C1BIE IC3IE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000	
1070	IEC1	31:16 15:0	IC3EIE RTCCIE	IC2EIE FSCMIE	IC1EIE I2C2MIE	ETHIE I2C2SIE	CAN2IE ⁽²⁾ I2C2BIE	CAN1IE I2C2TXIE SPI4TXIE I2C5MIE	USBIE U2RXIE	FCEIE U2EIF	DMA7IE ⁽²⁾ U3TXIE	DMA6IE ⁽²⁾ U3RXIE	DMA5IE ⁽²⁾ U3EIF	DMA4IE ⁽²⁾ CMP2IE	DMA3IE CMP1IE	DMA2IE PMP1IE	DMA1IE AD1IE	DMA0IE CNIE	0000	
1080	IEC2	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	
1090	IPC0	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	
10A0	IPC1	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	
10B0	IPC2	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	
10C0	IPC3	31:16 15:0	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	— —	0000	

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.1.1 "CLR, SET and INV Registers"](#) for more information.
- 2: This bit is unimplemented on PIC32MX764F128L device.
- 3: This register does not have associated CLR, SET, and INV registers.

Terminal

3 (12pt)

bit 4 of IEC0 SFR
 Address: 0xBF881060
 Hex Value: 0x10

Path: p » span Words:11

QUESTION 6

5 points

Saved

With a word size of 10 bits, what is the minimum signed integer that we can represent?

Terminal

3 (12pt)


Words:1

Saved

Words:1

Saved

- Page 5 of 11



Given the above figure, identify each of the items indicated by the letters:

QUESTION 9

10 points

Saved

Given the following list of attributes, fill in which type of architecture class to which each attribute corresponds. For example, complex instructions would correspond to a CISC architecture.


- | | |
|--|----------------|
| <input type="text" value="D."/> Fixed length instructions | A. Von Neumann |
| <input type="text" value="C."/> Separate Instruction and Data Storage and Transmission | B. CISC |
| | C. Harvard |
| | D. RISC |
| <input type="text" value="B."/> Many addressing modes | |
| <input type="text" value="D."/> Many general purpose registers | |
| <input type="text" value="B."/> One to many clock cycles per instruction | |
| <input type="text" value="D."/> Load/Store Architecture | |
| <input type="text" value="A."/> Co-mingled data and instructions | |

QUESTION 10

5 points

Saved

Given the pulse width modulated (PWM) signal below, calculate the duty cycle of the signal.



Terminal

3 (12pt)

$(2/10) \times 100 = 20\%$ duty cycle

Path: p » span Words:5

QUESTION 11**10 points****Saved**

1.

	Address
0XCD99	0xB000
0xA100	0xB004
0x4888	0xB008
0x6541	0xB00C
\$t0 0x722B	0xB010
0x4220	0xB014
0xCA0A	0xB018
0x1BB7	0xB01C
0x2000	0xB020
0x78B0	0xB024

Our MIPS code has the following instruction:

```
lw    $t1, -8($t0)
```

The \$t0 register contains the value 0xB010

- A. What value will be written into \$t1?
- B. Provide the instruction that will write the contents of \$t1 to the memory address 0xB020

			Terminal		3 (12pt)										
A. 0x4888															
B. sw \$t1, 20(\$t0)															
Path: p » span » span														Words:6	

QUESTION 12

5 points

Saved

With a word size of 10 bits, what is the maximum signed integer that we can represent?

			Terminal		3 (12pt)										
511															
Path: p » span														Words:1	

QUESTION 13

5 points

Saved

Explain the difference(s) between a servo motor and a stepper motor.

			Terminal		3 (12pt)										
--	--	--	----------	--	----------	--	--	--	--	--	--	--	--	--	--

Servo Motors – range of motion is limited

Stepper Motors – full 360° range of motion – moves in step increments

Unlike servo motors, most steppers do not have integral feedback for position.

Path: p » span

Words:30

QUESTION 14

10 points

Saved

TABLE 12-1: PORTA REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

Virtual Address (BF8_#)	Register Name	Bit Range	Bits																All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	
6000	TRISA	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	TRISA15	TRISA14	—	—	—	TRISA10	TRISA9	—	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
6010	PORTA	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	RA15	RA14	—	—	—	RA10	RA9	—	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
6020	LATA	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	LATA15	LATA14	—	—	—	LATA10	LATA9	—	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
6030	ODCA	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ODCA15	ODCA14	—	—	—	ODCA10	ODCA9	—	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.1.1 "CLR, SET and INV Registers"](#) for more information.

The LAT register is the register used to write data to the port I/O pins. Assume we have configured all of the Port A pins as outputs, and each pin is currently set to a desired value. Now, we need to clear bit 6 while not affecting any of the other bits. What is the hexadecimal value and the address that we must write it to, in order to clear the specific bit while not affecting any of the other bits?

Terminal
3 (12pt)

Address: 0xBF886024

Hex Value: 0x40

Path: p » span

Words:5


QUESTION 15**5 points****Saved**

The micro-controller you are using has an **8-bit** Analog to Digital Converter. In your use, $+V_{ref}$ is set at 3.3 Volts and $-V_{ref}$ is set at ground (0. Volts). What is the resolution of the digital estimate of the unknown analog input signal, or put another way, what is the weight of the least significant bit of the digital result

- ☒ 12.9mV
- ☐ 3.3V
- ☐ 3.3mV
- ☐ 3.22mV
- ☐ 412.5mV

QUESTION 16**5 points****Saved**

The conceptual block diagram for the PIC32 successive approximation Analog to Digital Converter (ADC) is shown below. We use a Sample and Hold Amplifier (SHA) when sampling analog signals. Explain what an SHA does and why it is needed.



For the toolbar, press ALT+F10 (PC) or ALT+FN+F10 (Mac).

				Terminal		3 (12pt)													
--	--	--	--	-----------------	--	-----------------	--	--	--	--	--	--	--	--	--	--	--	--	--

Because the input voltage of our analog signal will vary during the time we're doing our conversion process, we need to keep a constant sample steady to which we can compare our known reference. This is the role of the Sample and Hold Amplifier.

Path: p » span

Words:45