


Output Compare


Dr. Edward Nava
ejnava@unm.edu

PIC Architecture




Pulse Width Modulated Signals

$$\text{Duty Cycle} = \left(\frac{t_h}{T} \right) * 100 \%$$




$$\text{Duty Cycle} = \left(\frac{.5T}{T} \right) * 100 \% = 50 \%$$



$$\text{Duty Cycle} = \left(\frac{.125T}{T} \right) * 100 \% = 12.5 \%$$

PWM Signal Applications

- By varying the duty cycle of a pulse train, the average DC value can be varied



By varying the duty cycle, V_{avg} can be varied from 0 to V

Using PWM Signals

- Because we can change the duty cycle dynamically, a PWM signal can be used for a variety of applications:
 - Speed control of a DC motor
 - Dimming of LED lights
 - Controlling the position of the armature of a Servo-Motor.

Generating Tones using PWM

Using a PWM wave with a duty cycle of 50%, we can generate tones.

Recall:


$$x(t)_{square} = \frac{4}{\pi} \left[\sin(2\pi ft) + \frac{1}{3} \sin(3(2\pi ft)) + \frac{1}{5} \sin(5(2\pi ft)) + \dots \right]$$

= fundamental frequency + odd harmonics


By varying the period of the square wave, we vary the fundamental frequency and the harmonics

Generating PWM Signals

- PWM signals are generated using a timer.
- The PWM signal period corresponds to the value set in the timer preset register.




Generating The Output Compare Signal



Output Compare Operation

Figure 16-1: Output Compare Module Block Diagram



Output Compare SFRs

TABLE 4-9: OUTPUT COMPARE1-5 REGISTERS MAP⁽¹⁾

Virtual Address (BF80_#)	Register Name	Bit Range	Bits															All Resets
			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	
3000	OC1CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	OC32	OCFLT	OCTSEL	OCM<2:0>			0000
3010	OC1R	31:16	OC1R<31:0>															XXXX
		15:0																XXXX
3020	OC1RS	31:16	OC1RS<31:0>															XXXX
		15:0																XXXX
3200	OC2CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	OC32	OCFLT	OCTSEL	OCM<2:0>			0000
3210	OC2R	31:16	OC2R<31:0>															XXXX
		15:0																XXXX
3220	OC2RS	31:16	OC2RS<31:0>															XXXX
		15:0																XXXX
3400	OC3CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	OC32	OCFLT	OCTSEL	OCM<2:0>			0000
3410	OC3R	31:16	OC3R<31:0>															XXXX
		15:0																XXXX
3420	OC3RS	31:16	OC3RS<31:0>															XXXX
		15:0																XXXX
3600	OC4CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	OC32	OCFLT	OCTSEL	OCM<2:0>			0000
3610	OC4R	31:16	OC4R<31:0>															XXXX
		15:0																XXXX
3620	OC4RS	31:16	OC4RS<31:0>															XXXX
		15:0																XXXX
3800	OC5CON	31:16	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
		15:0	ON	—	SIDL	—	—	—	—	—	—	OC32	OCFLT	OCTSEL	OCM<2:0>			0000
3810	OC5R	31:16	OC5R<31:0>															XXXX
		15:0																XXXX
3820	OC5RS	31:16	OC5RS<31:0>															XXXX
		15:0																XXXX

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See [Section 12.1.1 "CLR, SET and INV Registers"](#) for more information.