
Lecture 8 - Pipelined Operations


Tuesday, February 18, 2020 10:40 AM

Objectives: - Learn about how the MIPS processor uses a pipeline architecture to execute instructions

- Learn about hazards that arise when using a pipeline architecture



Positive PRODUCT




6F 6F

ARITHMETIC RT SHIFT -31 TIMES


IF EQUAL
NO OUER FLOW

NEG PRODUCT




ARITH RT SHIFT - 31 TIMES

SETTING UP STACK



addi \$5P, \$5P,-48

FETCH, DECODE, EXECUTE



DINSTRUCTION FETCH.

LOAD INSTRUCTION FROM MEMORY

INTO IR

INCREMENT PC

- (2) OPERAND FETCH

 FETCH VALUES FROM REGISTERS

 IF BRANCH INSTR CONDITION MET

 UP PATE PC
 - (3) EXECUTE PERFORM ARITH. OPERATION
 OR LOGIC OF


FOR LW 9 SW - CALCULATE EFFECTIVE ADDRESS

(4) MEM ACCESS STAGE - IF LOAD, READ DATA FROM MEM IF STORE, WRITE DATA TO MEM

ELSE PASS DATA FROM RESULT TO WRITE BACK REG

(5) WRITE BACK STAGE - STOOL VALUE IN REGISTER





bgez tø, Loop addi tø, tø, 20

delay slot - INSTRUCTION FOLLOWING A BRANCH branch delay - PC IS NOT UPDATED UNTIL AFTER THE NEXT INSTRUCTION IS ALREADY FETCHED.