Homework 3

DAVID KIRBY Due: 12 May 2020


1. (15 points) For the following problem, assume a 5-stage pipelined processor with forwarding and hardware interlocking. Also, assume branch resolution is in the Execute stage. Consider the code below:

```
addi $t2, $t1, 60
loop:
lw $t4, 0($t1)
lw $t5, 4($t1)
xor $t6, $t4, $t5
sw $t6, 8($t1)
addi $t1, $t1, 12
bne $t1, $t2, loop
```

(a) How many loop iterations does the above code execute?

The code above will branch back to the loop as long as \$t1\neq\$ This means there will be five loop iterations since \$t1 will increment by 12 each loop until it reaches 60, at which point it will no longer satisfy the bne causing a branch not taken situation and move on to the next instructions (if there are any).

(b) Identify the data dependencies in the above code.



(c) Draw the pipeline execution diagram for the first two iterations of the above code when an "assume not taken" branching scheme without a branch delay slot is used.

```
1234567891011121314151617181920
addi $t2, $t1,60
                        IF ID EX Man Wb
lu $+4, 0($+1)
                            IF ID EX Mon Wb
                              IF ID EX Man Wb
lw $t5, 4($t1
                                 IF ID EX Men Wb
xor $t6, $t4, $t5
sw $t6, B ($t1)
addist1, $t1, 12
bne $t1, $t2, 100p
                                    IF ID EX Mon Wb
                                       IF ID EX Mem Wb
                                         IF ID EX Mon Wb
nop
lw $+4, 0($+1)
                                            X IF ID EX Man Wh
                                                 IF ID EX Men Wo
lw $t5, 4($t)
                                                    IF ID EX Men Wb
xor $t6, $t4, $t5
                                                    TETD EX Men Wb
su $t6, 8 ($t1)
                                                       I.F TD EX Man Wb
addistl, $t1, 12
bne $t1, $t2, 100p
                                                         IF ID EX Mon Wb
                                                            IF ID EX Mon Wb
                                                               XF IF ID EX Mon Wh
nop
```

(d) How many clock cycles are required to execute the above code to completion when an "assume not taken" branching scheme without a branch delay slot is used?

Without a branch delay slot, 20 clock cycles.


(e) Modify the code to take advantage of a branch delay slot. How many clock cycles are required to executed your modified code to completion when an "assume not taken" branching scheme with a branch delay slot is used?

With branch delay slots, 17 clock cycles.

```
12345678910112314151617
addi $t2, $t1,60
                       IF ID EX Men Wb
lu $+4, 0($+1)
                          IF ID EX Men Wb
                            IF ID EX Man Wb
lw $t5, 4($t1)
                              IF ID EX Mon Wb
xor $ +6, $ +4, $ +5
                                IF ID EX Man Wb
 su $t6, 8 ($t1)
                                   IF ID EX Men Wb
addistl, stl, 12
                                     IF ID EX Mem Wb
bne $t1, $t2, 100p
lu $t4, 0($t1)
                                        IF ID EX Man Wh
lw $t5, 4($tl
                                           IF ID EX Men Wb
xor $ +6, $+4, $+5
                                             IF ID EX Man Wb
su $t6, 8 ($t1)
                                                IF ID EX Man Wb
addistl, $t1, 12 bne $t1, $t2, 100p
                                                  IF ID EX Man Wb
                                                    IF ID EX Mem Wb
```

(f) How many clock cycles are required to execute you modified code assuming a 100% correct branch predictor in the decode stage in addition to the branch delay slot.

Still 17 clock cycles.



(g) Consider the use of the two-bit predictor shown above in the decode stage. Assuming the predictor starts in the top right state, how many clock cycles are required to execute your code?

15 clock cycles

(h) What is the accuracy of this predictor given the code above? Compare that to the accuracy of the "assume not taken" scheme.


100%


(i) What speedup does the branch predictor from Problem 1g provide over the "assume not taken" scheme from Problem 1d?

$\frac{15}{17} = 12\%$ speedup

(j) Further rearrange the code to reduce the number of stalls due to data dependencies.

- 2. (30 points) The following problems are related to techniques and terminology of the memory hierarchy.
 - (a) Define spacial and temporal locality. Describe the role spacial and temporal locality play in the memory hierarchy.
 - Spatial locality states that if a data location is referenced, there is a high likelihood that nearby locations will be referenced as well. Temporal locality deals with time and states that if a data location is referenced, there is a high likelihood that it will be referenced again. Instruction cache uses lots of spatial and temporal locality compared to data access cache and helps to speed up memory hierarchy.
 - (b) Define and briefly describe the types of cache misses talked about in lecture. Remember the three C's.
 - Cache misses can be divided into compulsory (empty cache), capacity (cache size is too small), or conflict (cache is not fully associative).
 - (c) Draw the hardware diagram of a *direct-mapped cache*. Be sure to label the various portions of the address.
 - The numbers above each cache bit shown below are the cache index, which map the cache to the main memory.





- (d) Compare and contrast *write-back* and *write-through* cache write policies. When might one be preferred over the other?
 - There are two different strategies for handling writes:
 - i. Write-through: in which we always write data to the next level in hierarchy. Write-through is simple to implement and keeps the next level of memory consistent, but is a major performance bottleneck because the processor must stall on multiple writes and creates congestion on the bus and next level of memory.
 - ii. Write-back: Only writes data to the next level during a block replacement. Write-back provides much better performance as writes do not go to the next level until the block is being evicted. This significantly reduces congestion on the bus and next level of memory; however, this comes at the cost of complexity.

(e) Compare and contrast write-allocate and no write-allocate. When might one be preferred over the other? Can either of these schemes be used with write-back and write-through? Why or why not?


In addition to write-back vs. write-through, we must choose between write-allocate and no write-allocate. What these two strategies define is what the cache does in the case of a write to a block of memory that is not already in the cache.

- i. Write-allocate: Write-misses force the cache to retrieve the block being written to from the next level of memory. Write-allocate is the strategy where, if we write to a block, then without first reading it, we'll treat it like a read miss and bring that block into the cache and then modify it.
- ii. No write-allocate: Do not retrieve the block from the next level of memory unless there is a read miss. If the cache block is not in the cache when we write to it, then we just forward those writes up to the next level of memory (or write buffer) and don't actually bring that cache block into the cache until it's read.

We can use these techniques for write-back, but write-through always follows the policy of no write-allocate. Some programs will simply write to data and never read it; in such cases, no write-allocate is an optimization that avoids unnecessary reads from the next level of memory.

(f) Describe the purpose of a *write buffer*. Where in the memory hierarchy might you place a write buffer? Draw a diagram showing where you might place one and explain your reasoning.

The write-buffer allows you to prioritize reads over writes. A write-buffer can improve the performance by not stalling the processor while data is being written to the next slower level. In the case of write-through, writes go to the buffer from the processor and avoid processor stalls as long as the write buffer is not full. In the case of write-back, writes go into the buffer when a block is being evicted allowing the cache controller to immediately begin retrieving the requested cache block.



(g) What is the purpose of increasing the block size of a cache? What happens if the block size is too large?

Increasing the block size reduces compulsory misses (odds of a cold cache are reduced); however, if the block size is too large, this can lead to an increase in conflict misses and an increase in the time to handle a miss.


(h) Why might one add associativity to a cache? How might one add associativity? Draw a hardware diagram showing how to construct a 2-way set associative cache. What are the drawbacks to set-associative caches?

Increasing the associativity reduces conflict misses. Adding more associativity reduces the size of the index and increases the size of the tag because it reduces the number of sets. One adds associativity by using multiple direct-mapped caches with a

mux to select between the ways. The drawbacks to associativity are that it increases complexity (a comparator is needed for every cache block in a fully associative cache) and this slows down the cache.

(i) What is a *split cache* scheme? Why is it beneficial? What might be a disadvantage? Draw a diagram of a single-level, split cache scheme.

Split cache scheme splits the data and the instructions into two pipelines. The benefit is that it allows us to read data from both pipelines, however this can exacerbate structural hazards. Split cache scheme is shown below.



- 3. (15 points) For the problem below, a direct-mapped cache is provided the following sequence of word addresses: 3, 4, 5, 6, 7, 1, 1, 3, 36, 39, 35, 36.
 - (a) Assuming an initially empty, direct-mapped cache with 16 one-word blocks, complete the table below, identifying the tag and index for each word address. Also, indicate whether the access was a hit or miss, and if a it was a miss indicate the type of miss (i.e. compulsory or conflict).

Reference	Address	Tag	Index	Hit/Miss	Type of Miss
3	00000011	0000	0011	Miss	Compulsory
4	00000100	0000	0100	Miss	Compulsory
5	00000101	0000	0101	Miss	Compulsory
6	00000110	0000	0110	Miss	Compulsory
7	00000111	0000	0111	Miss	Compulsory
1	00000001	0000	0001	Miss	Compulsory
1	00000001	0000	0001	Hit	
3	00000011	0000	0011	Miss	Conflict
36	00100100	0010	0100	Miss	Compulsory
39	00100111	0010	0111	Miss	Compulsory
35	00100011	0010	0011	Miss	Compulsory
36	00100100	0010	0100	Miss	Conflict

- (b) Calculate the miss rate of the cache above. What is the hit rate? Miss rate = $\frac{11}{12} = 91.7\%$; Hit rate = $\frac{1}{12} = 8.3\%$
- (c) Complete the table below assuming a direct-mapped cache with 8 two-word blocks.

Reference	Address	Tag	Index	Offset	Hit/Miss	Type of Miss
3	00000011	0000	001	1	Miss	Compulsory
4	00000100	0000	010	0	Miss	Compulsory
5	00000101	0000	010	1	Hit	
6	00000110	0000	011	0	Miss	Compulsory
7	00000111	0000	011	1	Hit	
1	00000001	0000	000	1	Miss	Compulsory
1	00000001	0000	000	1	Hit	
3	00000011	0000	001	1	Hit	
36	00100100	0010	010	0	Miss	Compulsory
39	00100111	0010	011	1	Miss	Compulsory
35	00100011	0010	001	1	Miss	Compulsory
36	00100100	0010	010	0	Hit	

- (d) Calculate the miss rate of the cache above. What is the hit rate? Miss rate = $\frac{7}{12} = 58.3\%$; Hit rate = $\frac{5}{12} = 41.7\%$
- (e) Compare the miss rate in part (d) with that of part (b). Does it improve? If so, why? Miss rate decreases considerably now because we are using two words to store data. This increases our odds of having a hit.
- (f) What two principles make memory caching effective? Be specific in your answer and provide a brief explanation of each principle.

Two principles that make memory caching effective are temporal locality and spatial locality. Temporal deals with time and states that if a data location is referenced, there is a high likelihood that it will be referenced again. Spatial locality states that if a data location is referenced, there is a high likelihood that nearby locations will be referenced as well.

- 4. (10 points) Assuming a direct-mapped cache with a byte-address that is broken up such that bits 0-2 are for the byte offset, bits 3-7 are for the word offset, bits 8-14 are for the index, and bits 15-31 are for the tag, answer the following questions:
 - (a) How large are the words in this machine? $2^{word ext{ offset}} = 2^5 = 32 ext{ bytes.}$
 - (b) How many words are in each cache block? How many bytes are in each cache block? $2^{\text{byte offset}} = 2^8 = 256 \text{ bytes} = 64 \text{ words}.$
 - (c) How many cache blocks are in the cache? How many sets are in the cache? $2^{index} = 2^7 = 128$ blocks. Direct-mapped, therefore 1 block per set = 128 sets.
 - (d) How large is the data store of this cache?

128 blocks \times 256 bytes per block = 32768 bytes.

- (e) How large is the tag store? Assume a valid and dirty bit are included with each tag. $2^{\text{tag}} = 2^{17} = 131072$ bytes.
- (f) If you were to modify the cache to be 2-way set associative but keep the data store the same size, what size would the tag and index be? How large would the tag store be?

$$2^{\text{index}} = 2^6 = 64 \text{ blocks}; \ 2^{\text{tag}} = 2^{17} = 131072 \text{ bytes}.$$

- (g) How much memory can the above machine address? $2^{32} = 1$ MiB.
- 5. (10 points) Imagine you have a 1GHz RISC processor with split L1 instruction and data caches, each 32kB in size with a hit time of 1ns. Access to main memory takes 30 ns, and 38% of instructions access memory. The L1 instruction cache miss rate is 0.7%, while the L1 data cache miss rate is 6%.
 - (a) Calculate the Average Memory Access Time (AMAT) for each of the L1 caches.

$$\begin{array}{l} AMAT = Hit \ time + Miss \ rate \times Miss \ penalty \\ AMAT = 1ns + (0.7\% + 6\% \times 30ns) = 2.01ms \end{array}$$

- (b) Assuming your processor has a CPI of 1.2 with an ideal memory hierarchy, what is the CPI considering memory stalls?
- (c) You are considering the inclusion of a 128kB L2 cache to improve your performance. If the miss rate of the L2 is 3%, what would the AMAT of the L1 instruction and data caches be with the L2 cache? Assume a 5ns L2 hit time.

$$AMAT = 5ns + (3\% \times 30ns) = 5.9ns$$

(d) What would the CPI of your processor be with the L2 cache? What is the speedup due to the L2 cache?

- (e) Why do you suppose the miss rate of the L2 is so much higher than that of the L1? Larger size yields more opportunity for misses.
- (f) Why is the miss rate of the instruction cache lower than the miss rate of the data cache?

 Instruction cache incorporates lots of spatial and temporal locality compared to data access cache.