## ECE 538 - Advanced Computer Architecture Homework Assignment 2 (Individual)

## 100 points

 $\textbf{Assigned Date: } 10/11/2021 \qquad \textbf{Due Date: } 10/21/2021$ 

1.	(20	points) Answer the following qualitative questions:
	`	(5 points) What are the types of cache misses discussed in lecture so far? Briefly describe each.
	(b)	(5 points) How can pipelining the L1 cache improve processor performance? What negative effects can it have?
	(c)	(5 points) How does a direct-mapped cache compare to a set-associative cache in terms of access time, logic complexity, energy, etc.?
	(d)	(5 points) What is Average Memory Access Time (AMAT)? And how it can be calculated?

2. <b>(25 points)</b> Assume you have an <i>inorder</i> RISC processor that has a CPI of 1.3 with an ideal memory hierarchy (i.e., all memory accesses hit in the L1 caches). For a given benchmark, 38% of instructions executed are loads and stores. The miss penalty for reads and writes to the L1 data cache is 20 clock cycles and the miss rate is 3%.
(a) (5 points) Calculate the CPI of your RISC processor taking memory stalls due to data accesses into account.
(b) (5 points) The miss penalty for the L1 instruction cache is also 20 clock cycles and the miss rate is 1%. Recalculate the CPI of your processor taking into account stalls from both the instruction and data caches. How much faster is the machine with the ideal memory system?
(c) (5 points) Assuming your processor runs at 1 GHz, what is the average memory access time of the L1 instruction cache? What is the average memory access time of the L1 data cache?
(d) (5 points) Why might the hit rate be higher for the instruction cache compared to the data cache?
(e) (5 points) Calculate the misses per instruction for both instruction and data caches. How does this metric differ from miss rate?

processor. For a given The access	ts) You are designing a System (The minimum system requirement technology node, the critical paths time for a 512KB ROM in the same is 0.8 ns.	nts are 512KB of program Reh of your processor (ignoring	OM and 16KB of RAM. memory access) is $1 ns$ .
the fl	ints) Assuming the Fetch and Men lip-flop overhead is 0.1 ns, what i directly fetching instructions from	s the fastest achievable cloc	
` / ` -	ints) Assuming accesses to progra cess time of $0.5 \ ns$ , what is the fas		
for a proce read to imple	soints) If the miss rate of the 4KE given workload, what is the average ssor will see with a 4KB instruction from program ROM on the cycle as emented.  Start by calculating the miss penals be line.	ge number of memory stall cy on cache? Assume the instr fter the miss is detected, and	cles per instruction your uction cache can start a critical word first is not

(d) (10 points) Without the instruction cache, the processor is able to complete 4 million instructions from the same workload in 4.8 million clock cycles. What will be the CPI of your

processor with the 4KB instruction cache, assuming the same workload?

4.	25	points)	Consid	ler the	following	simple	С	code:	for	matrix	trans	pose:
----	----	---------	--------	---------	-----------	--------	---	-------	-----	--------	-------	-------

```
 for(i = 0; i < 1024; i + +) \\ for(j = 0; j < 1024; J + +) \{ \\ Y[j][i] = X[i][j] \\ \}
```

Assume that both X and Y are stored in the row major order and each element in the matrices is a double word (64 bit) integer.

(a) (5 points) Execute the code on your laptop and report the execution time. Would loop interchange help improve the performance of the code? Give explanation.

(b) (10 points) Rewrite the code by applying blocking (the software technique to improve data reuse). Use a blocking factor that leads to a noticeable performance improvement on the same computer as the one used in Question A. Explain your reason for choosing the specific blocking factor.

(c) (10 points) Execute the new code and report the execution time. Make a comparison with the results reported in 5-(a).