a) We essentially need to calculate a weighted average using the percentages in table. CPI= 1.2 cc/instr (0,15)+ 1./ Another (0,45)+ 1.3 Moto MAD (0.40) = 1.195 in the Max for control instructions > 10%+ 1%+2%+2%= 15% = 0.15 for alu instructions = 22%+2%+6%+9%+6%= 45%=0.45 for loads a stores > 21% + 9 % + 8% +2% = 40% = 0.40 We can use units to help remember the pager equation here. We want creation time in secunds and we have # of instructions, interpolar, and ce/s execution time = 1 cc instr. 1.195 ce/instr. × 2.10 linstr. = 0.956.10 5 2.5.109 ce/s = 0.956.10 5 = 0.956ms c) 6. Consider recoladate a) ab we new mumbers CPT = 1.2 ce/instr (0,40) + 1.1 ce/instr. (0,15) + 0.9 ce/inst (0,45) = 1.05 cylinstr 1 execution fine = $\frac{1.05 \text{ ce/s}}{3.5 \cdot 10^9 \text{ ce/s}} = \frac{0.6 \text{ ms}}{2.5 \cdot 10^9 \text{ ce/s}}$

Specdup = 0.956ms = 1.59x


We can use Figure 2.14 to translate register names to their associated register numbers and Figure 2.19 to determine opeodes and function fields. I really the problem does not ask for function fields, but I will provide been anyway. add \$14, \$25, \$66 rd = +44 = 12,0 rs = +65 = 13,0 aprode = R-type = 0 nt 1 = +66 = 14, funding Add = 100000 = 3710 the 10 indicates bose 10 number lw \$t2, 8 (\$t4) rs = \$64 = 1210 operate = 1000112 rt = \$+2 = 10,0 = 35,0 immediate = 810 /w \$t3, 12(\$64) nt = \$+3 = 11 opcode = 35,0 immediate = 12,5 xor \$+6, \$+2, \$+3 rd m= \$+6= 14,0 opcode = 0 15 MB = \$+2 = 10,0 function = 1001102 rt me = \$+3 = 1/10 =. 37,0 addi \$64, \$64, 8 immediate = 8,0 rt = \$+4= 12,0 rs = \$t4= 12,0 apade = 001000 = 810

2. continued ... SW \$+6, 24 (\$+4) nt = \$66 = 14,0 ns = \$14 = 12,0 opcode = 10/01/2 = 43,0 Immediate = 24,0 000000 1000010000 10000 00000 100000 3. R-type 15 = mt=0 rd = thant function 16,0 16,0 16,0 WAY 32,0 add R-type add \$50,50,550 4 this 15 an I-type of instruction W/ an opcode of 1010112 SW \$+0, -16(\$50) 15 = 2910 = 75p = 111012 06 = \$40 = 8,0 = 010002 immediate = -16 16,=000010000 = 1/1/1/1/1/100002 -6,0 = 111101111 to get -16,0 we can and then confermed the result, 11/1/10000 which means invent the lotts & odd 10101111010100011111111111 15 immediate 15:4 0000 immedita 3:0

the address in hex is: ox 20014924 the pseudo instruction to do this would be: la \$11, 0x 20014924 this turns lits the Alle following: lui \$10, 0+2001 ori \$10, \$10, 0x4924 6) no you cannot because the jump format only allass the enroding of a 26-6it persounds immediate value that is shifted to the left by 2 6its giving us 28 bits. Mus, the remaining 4 bits must come from PC+4, PC+4 int this case is 0x 00000004 and thus the upper 4 616 are 0000 which is not agual to 00102 Sance as 6) 50 10 4) PC 84 = OXIFFFF004 upper 4 61ts are 000/2 \$ 0002 50 ho you wan would use the following assembly code. la fat, 0+20014924 ir tat (u) \$at, 0×2001 on fat, the, # 0x4924 r sat

6. (20 points) Consider the single-cycle datapath shown below with the following component latencies:


| | I-mem | Add | Mux | ALU | Reg Read | Reg Write | D-Mem | Sign-Extend | Shift-Left-2 |
|---|-------|-------|------|-------|----------|------------------|-------------------|-------------|------------------|
| ſ | 200ps | 90 ps | 15ps | 100ps | 90 ps | $40 \mathrm{ps}$ | $200 \mathrm{ps}$ | 15 ps | $10 \mathrm{ps}$ |



- (a) What is the maximum achievable clock rate for the datapath above? Ignore the effects of the control unit.

 Hint: Mark the arrival time of valid data on each of the components in the figure above.
- (b) What is the latency of a load instruction in this datapath? 660 ps
 (c) What is the latency of a store instruction? 405ps + 200ps = 605ps
- (d) What is the latency of an ALU instruction? 40 Sps+ 15ps +40ps = 460ps
- (e) What is the CPI of this design?
- (f) Consider the pipelined datapath shown below. Ignoring the effects of the control unit and flip-flop delays, what is the maximum achievable clock rate?

The critical path is 200ps so the clock rate would be 100ps = 5 bHz



- (g) What would be the latency of a load instruction in the pipelined datapath? 5200ps = 1000ps
- (h) What would be the latency of an ALU instruction? The 5000 10005
- (i) Assuming a long running program with no pipeline hazards, what is the instruction throughput of the above pipelined processor? What is the speedup compared to the single-cycle machine?
- (j) What is the maximum achievable clock rate of the pipelined datapath above if we account for a 20ps flip-flop delay.
- (k) Why is the single-cycle design impractical?
- (l) Compare the speedup you calculated in Problem 6i with that of the ideal speedup for a 5-stage pipeline. What are some things that reduce the speedup of pipelining?

() instruction throughout idealy would be linstr/cc or lec/instr. The speed up would then be $\frac{5}{1.515} = \frac{3.3 \times 10^{-100}}{1.515} = \frac{3.3$


j) the critical path would then be 200ps + 20ps = 220ps clock rate = 120ps = 4.556Hz

- k) The critical path is too long W/ a single excle and many components remain idle throughout most of the excle. not efficient and slower clock.
 - I) In part i) we calcubited a 3.3x speedys
 whereas ideal is 5x. The main loss here was
 pipeline tragmentation. Who only required 5hs
 whereas Mem took 200ps. The stages are not broken
 up evenly. Other inefficiences can be due to hazards
 and tlip-top delayse clock skew, setup time etce

7 add (\$+1) \$+2, \$+3 (W(\$t4) 0(\$t1) (W \$15) 4 (\$1)X 10× \$47 \$45 xor \$17 \$17 \$16 5W9\$17, 24 (\$118 addi \$ 61, \$41,8 see above. For example: add (\$t1) \$12, \$63 means that add praduces 1 w \$14, 0 (\$+1) \$61 and IN consumes Assuming register write hopen at the beginning 6. of the clock cycle and read happens at the end means that if an instruction is producing a register meded by another instruction and is in the with stage when the other instruction is in the decade no stalling is reedek and dota is possed through the register The as expected expected. add \$61, \$12, \$13 nop nop (w \$44, 0(\$41) 10 \$65 4(\$61) 10 \$65 8(\$61) I forgot there should be a nop here because of nop 7 xor \$17, \$64, \$65 \$tS between Iw and you Non \$17, \$67, \$16 nop SW \$67, 24(\$61)

7. continued ... add \$11, \$+2, \$63 it turns out we don't need C. 1w +61, 0(\$41) nops it we have doto forward 1w (\$65) 4 (\$41) with this sequence of code. /w (\$6628 (\$+1)) The windst second to produces xor \$67 \$64 \$65 xor \$17, \$17,\$66 \$65 and the ston consumes \$65, but the third Iw squerotes SW \$77, 24 (\$41) addi \$41, \$41,8 the two so we don't need a nop! Similarly the last lus produces \$16 and the second xor consumes \$16, but the first you separates the two so no need for a nop. All other dependences an be forwarded w/ out in no se. d. same as about because no nops. " 8. a) cc 1234567891011121314 1516 /w(\$t2) 0 (\$t1)) FDE(M)W beg \$12, \$10 / Well FODEMW 1WEK3,0(\$12) FFDEWW FOREMW beg \$13, \$60, label1 ads \$11, \$13, \$11 FFOEMW JAI DEM W beg \$+2, \$+0, lable 2 flushs due FDEMW /w\$+3, 0(\$+2) SW \$61,0(\$62) to branches being > KIDEMW taken This code regules 16 clock excles to execute to completion. 123451789011121314 EDEMW (w \$12,0(\$H) beg \$+2, \$+0, label = 00 5 MW FFDEMW 1 \$43, O(\$+2) FODEMW beg \$ +3, \$+0, label1 FFREMW add \$41, \$13, \$61 no flush FDEMW beg \$12,540, label2 because 100% FDEMW /W \$73,0(\$62) IFREMW SW \$+1,0(\$12) correct prediction!

8. Continued... 1) the 100% predictor allows the code to execute in Mcc as opposed to 16 cc 50 speedyp 16 14 = 1.1429x e) It you more the wellsoon masser (decision) to the decode stage, you aduly don't need the predictor, but you would have additional consording and stalling (W \$+3, O(\$62) FFF O E (M) - same here because of \$63 SW \$11,0(\$12) because branch > FOEMU is resolved in decode! this scheme takes 16 cc to execute, which is the same as part a). Although we avoid two flush order to be resolving branches carrier in the pipeline, we introduce 2 additional stalls due to making data hatands horse. Best solution so far is to use a branch predictor! we can use the tables in Frunc 2.14 + 2,19 to determine the opcode a no, no encoding. opcode for beg: 0201002 beg \$\frac{\$\pmathcal{2}}{\text{t0}}, \frac{\text{ft0}}{\text{lo}}, \left| \frac{\text{to} = \pmathcal{5} + \pmathcal{5} = \pmathcal{5} \text{lo}_{10} = 0.000_{2} for the offset, lobel 2 is 3 instructions ahead of the branch delay so the offst is 3



9. continued... It our ALU now has a 300ps delay, the critical path of the processor is now through the execute stage by a delay of 315ps. The clock rate of the pipelized processor is now 315ps = 3,1756Hz d) The clock rate is now 4.55 = 1.43x 56um! 0 woll speedup = NAN (_ = 0.872+ 0.8 × 1.43 speedup 50 no! the multiplier slows the design down. e) By pipelining the multiplier and pulling it out of the ALU, it is no longer on the critical path so the clock rate remains unchanged with the add Hon of the multiplier 50 4.55 6HZ 1) The problem bastally asks use to assume the CPI Ses not change lor pipelining the multiplier It mor 15 in 50 0.8 = 1.25