ECE 538 - Advanced Computer Architecture Mid-Term Exam (Individual)

90

Test Guidelines:

- Open-book, Open-note, No Internet.
- \bullet Calculators are permitted, but no communication devices of any kind are allowed.
- \bullet Show your answers in the space provided for them. Write neatly and be well organized.
- The test is due exactly at the end of the class period. Each question is marked with its number of points, use your time wisely.

Suggestion:

 \bullet Whenever possible, show your work and your thought process. This will make it easier for us to give you partial credit.

Please sign your name below to indicate that you have read the above and have followed all the rules in the Academic Integrity according to the UNM student handbook.

Name: David Kirby

ID: 10/652098

Score:

- (20 points) There is a designed 5-stage, pipelined processor and synthesized it for a 45nm process
 technology node with a target clock rate of 1GHz. During power analysis, the processor is at the
 target clock rate with a supply voltage of 1.0V. This processor draws 70mW of dynamic power and 10mW of static power. Answer following questions by considering power and energy trade-offs:
 - (a) (5 points) If a cryptographic operation takes <u>0.5 second</u> to complete on the processor, what is the energy per operation at the target clock rate assuming back-to-back encryption operations?

Energy per operation = fower total x time to complete operation = BOMW XX 0.55

(b) (5 points) For common cryptographic operations on the processor, if you were to slow the clock down to 500MHz without adjusting the voltage, what would be the energy per operation?

What would be the overall power draw?

Paper Classate

the would be the overall power draw?

Powerdynamic = Powerdynamic × new clkrate

Original clk rate

70 mW × 500 MHz > 1/2

Fig. 2 Power static stay same! Energy per operation 35mW

Power total = Power dynamic + Powerstanic = Power total = Power dynamic + Powerstanic = Power total = Power dynamic = Powe Parelforal = Paverdynamic + loverstate = 13.75 mW = 5 mW = 10mW x (0.5)

(d) (3 points) Assuming your system performs one operation every second and gates the clock off in between when not performing a cryptographic operation, what would be the energy per operation? Also assume the original 1GHz clock rate and 1.0V supply voltage.

the dynamic voltage frequency scaling technique

- (10 points) There is one cluster supported by the Center for Advanced Research Computing (CARC) at UNM. Assume the cluster has 500 computers, each of them with a MTTF of 25 days, and the failures follow an exponential distribution and are independent.
 - (a) (5 credits) If 1/5 of the computers fail, the cluster is considered to fail. What is the MTTF of the cluster? Under this failure model, does adding more computers increase the MTTF on the cluster? Why?

MTTF =
$$\frac{25 \text{ days}}{500 \text{ compateur}} \times \frac{1}{5} \times 500 = 5 \text{ days}$$

- 5 under this failure model, MTTF is not dependent on the number of computers and therefore adding more would not have an effect on the NTTF of the cluster since we are monitoring a & ratio
 - (b) (5 credits) For the same amount of money, one could buy 800 computers, each with MTTF of 20 days. Assume that the cluster (implementation with either 800 less reliable computers or 500 original computers) is considered to fail if a single computer fails. Repairing the less reliable cluster configuration is 10% less expensive. Which cluster would be better?

MITF =
$$\frac{25}{500} = \frac{1}{20}$$
 days = 1.2 hours
MITF = $\frac{20}{800} = \frac{1}{40}$ days = 0.6 hours

Failure rate is doubled and even with 10% less expensive equipment, I would recommend the older, more reliable cluster

3. (15 points) Define and briefly describe the types of cache misses (also called the three C's) discussed in lecture. List other type(s) of cache misses as you know.

15

- 1) Compulsory: these are initial misses due to an empty (cold)
 cache
- 2) conflict: these are the misses due to a rigid block placement strategy (i.e., low associativity)
- 3) capacity: These are misses due to the cache being too small to hold the entire working set of data and instructions

others) coherency: misses due to the cause coherence protocol used for sharing memory amongst processors

4. (20 points) Suppose that in 1000 memory references there are 25 misses in the L1 cache and 12 misses in the L2 cache.

(a) (5 points) Calculate the local miss that
$$\frac{1}{2}$$
 Local miss rate = $\frac{25}{1000} = \frac{1}{40} = 0.025$ or $\frac{2.5\%}{6}$

Chobal miss rate = $\frac{1}{1000} = \frac{1}{1000} = \frac{1}{40} = 0.025$ or $\frac{2.5\%}{2.5\%}$

L2 | Local miss rate = $\frac{12}{4000} = \frac{3}{250} = 0.012$ or $\frac{1.2\%}{6}$

eldeal miss rate = $\frac{12}{40000} = \frac{3}{250} = 0.012 = 0.0003$ X

(b) (5 points) Assume the miss penalty from L2 cache to main memory is 45 clock cycles, the hit time of L2 cache is 10 clock cycles, and the hit time of L1 is 1 clock cycle. Calculate the average memory access time.

average memory access time.

AMAT = Hit Time_, + Miss Pate_, × (hit time_ + missrate × permit)

=
$$|cc + 0.025 \times (occ + 0.012) \times 45cc)$$

= $1.025 \times (10.54cc)$

= $10.8035 cc$

(c) (5 points) Assume this is an in order pipeline. If there are 1.25 memory references per instruction, what are the average stall cycles per instruction?

$$\frac{\text{stalls}}{\text{Instr.}} = \frac{\text{mississ}_{1}}{\text{instr.}} \times \frac{\text{h.t.me}}{\text{t.}} + \frac{\text{misses}_{1}}{\text{instr.}} \times \frac{\text{miss}}{\text{l.s.t.}} \times \frac{\text{penathy}}{\text{L2}}$$

$$= \frac{0.025}{1.25} \times \frac{1000}{1.25} \times \frac{0.012}{1.25} \times \frac{4500}{1.25} \times \frac{cc}{\text{miss}} \times \frac$$

(d) (5 points) Briefly describe the principles of the temporal and spacial locality. Explain how they relate to caching.

Spatial locality states that if a data location is referenced, there is a high liklihood that nearby locations will be referenced as well. Temporal deals with time and states that if a data location is referenced, there is a high liklihood that it will be referenced again Instruction cache uses lots of spotial and temporal locality compared to data access, and helps to speed up the memory hierarchy.

5. (15 points) List the techniques to reduce the cache miss rate, miss penalty, and hit time with brief discussion (e.g., the effect of too large block size).

Reduce miss rate by:

- larger block sizes: spatial locality but large block sizes - larger caches: but donger hat time suffer from cartlict - higher associativity misses

- multi level caches

Reduce miss penalty by:

- giving priority to read misses over writes

- critical word first, merging write butters, and prefetching reduce hit time by:

- avoiding address translates a during indexing and small, and cache how write buffers are used to improve the performance of the memory hier-simple 1st archy. Indicate Where the write buffers exist in the memory hierarchy. Use diagram to help with level cache.

Wirk buffers imprate performance by reducing cache misses.

And reducing unnecessary stalling on writes, especially for write-through.

Write buffers can exist essentially any where in the memory hierarchy, for example between the L1 qual L2

Mem Jub L 2

caches as shown below. Also between memory and LZ.