# ECE 322L Electronics 2

02/13/20 - Lecture 8 IC MOSFET Amplifiers

## **Updates and Overview**


- ➤ Midterm 1 on Tue, Feb 18<sup>th</sup>
- > Homework 3 and Lab 4 are online
- ➤ Comparison of the three basic amplifier configurations (Neamen 4.6, S&S 5.6.7)
- ➤ Single-stage IC MOSFET amplifiers

  Amplifiers with enhancement load


  (Neamen 4.7.1-4.7.2)

# Small-signal equivalent circuits


 $\Pi$  model



T model




## Source-absorption theorem



The current **source-absorption theorem** establishes that if, in one branch of the circuit with a voltage Vx, there is a dependent current **source** controlled by Vx, the **source** can be replaced by a simple impedance with value equal to the 1/**source controlling factor**.


(S&S Appendix D)


#### Conversion from a $\Pi$ to a T model



 $\lambda = 0$ 

# T model






$$\lambda$$
=0

$$\lambda \neq 0$$

# Basic Configurations for FET Amplifiers



There are three basic configurations for connecting the MOSFET as an amplifier. Each of these configurations is obtained by connecting one of the three MOSFET terminals to ground, thus creating a two-port network with the grounded terminal being *common* to the input and output ports.

# Comparison of Amplifier Topologies

#### **Common Source**

- Large  $A_v < 0$ 
  - degraded by  $R_{\varsigma}$
- Large R<sub>in</sub>
  - determined by biasing circuitry
- $R_o \cong R_D$  (Moderate)
- r<sub>o</sub> decreases A<sub>v</sub> & R<sub>o</sub>
   but impedance seen
   looking into the drain
   can be "boosted" by
   source degeneration


#### **Common Gate**

- Large  $A_v > 0$ -degraded by  $R_s$
- $0 < A_i \le 1$
- Small *R*<sub>in</sub> 1/gm
- $R_{o} \cong R_{D}$  (Moderate)
- r<sub>o</sub> decreases A<sub>v</sub> & R<sub>o</sub>
  but the impedance seen
  looking into the drain
  can be "boosted" by
  source degeneration

#### **Common Drain\***

- $0 < A_v \le 1$
- Large R<sub>in</sub>
  - determined by biasing circuitry
- $R_o = 1/gm$ 
  - decreased by  $R_{\rm S}$
- $r_o$  decreases  $A_v$  &  $R_o$ 
  - \* Also known as source follower

# **MOSFET Amplifiers as Integrated Circuits**




Benefit-The amplifier circuit can be quite **complex**, yet still **small and inexpensive**.

Challenge-Bias solutions are more complex for two reasons:


- DC blocking capacitors are not used in IC as large capacitors (C>50-100 pF) take too much space.
- Simple resistor biasing cannot be implemented in IC as large resistors (R>1-10k $\Omega$ ) would take too much space. In addition there is a poor control on absolute values of the resistance (~20% tolerance).

# **MOSFET Amplifiers as Integrated Circuits**



When possible, every component that we saw in a discrete amplifier needs to be transposed into the IC version of it, i.e., something that takes up little space, can be fabricated with relatively low tolerance and follows similar processing steps than a transistor.

#### Discrete MOSFET Amplifier



**Resistors** take up far too much **space** on integrated circuit substrates.

**Q:** How do we solve this problem??

A: We make a resistor out of a transistor!

## The Concept of Enhancement Load


**Resistors** take up far too much **space** on integrated circuit substrates.

**Q:** How do we solve this problem??


**A:** We make a **resistor** out of a **transistor**!

**Q:**How can we do that!? A resistor is a **two**-terminals device, whereas a transistor is a **three**-terminals device.


**A:** We can make a two-terminal device from a MOSFET by connecting the gate and the drain!




#### **Enhancement Load and Resistor**




#### **Enhancement Load and Resistor**






# **MOSFET Amplifier with Enhancement Load**




## **NMOS Amplifier with Enhancement Load**



- We need to perform DC analysis (Determine the Q point)
- We need to perform small-signal analysis

(Determine input resistance, output resistance, and gain)

#### DC model of an Enhancement Load




Since the gate is tied to the drain, we find  $v_{\mathcal{E}} = v_{\mathcal{D}}$ , and thus  $v_{\mathcal{ES}} = v_{\mathcal{DS}}$ . As a result, we find that  $v_{\mathcal{DS}} > v_{\mathcal{ES}} - V_{t}$  always.


Therefore, we find that if  $v_{GS} > V_t$ , the MOSFET will be in saturation  $(i_D = K(v_{GS} - V_t)^2)$ , whereas if  $v_{GS} < V_t$ , the MOSFET is in cutoff  $(i_D = 0)$ .

Since for enhancement load  $i = i_D$  and  $v = v_{GS}$ , we can describe the enhancement load as:


$$i = \begin{cases} 0 & \text{for } v < V_t \\ i = \begin{cases} K(v - V_t)^2 & \text{for } v > V_t \end{cases}$$

#### Small-signal Model of an Enhancement Load






#### Small-signal Model of an Enhancement Load



Or, simplifying further, we have the small-signal equivalent circuit for an enhancement load:

It is imperative that **you** understand that the circuit to my right is the **small-signal equivalent circuit** for an enhancement load.

Please replace all **enhancement loads** with this smallsignal model whenever you are attempting to find the **small-signal circuit** of any MOSFET amplifier.




# DC analysis

#### Step 1 - DC Analysis

The DC circuit of this amplifier is:

Note that we are neglecting any channel modulation effect in the DC analysis.



Note that:

$$\mathcal{I}_{D1} = \mathcal{I}_{D2} \doteq \mathcal{I}_{D}$$

and that:

$$V_{GS1} = V_G - 0 = V_G$$

and also that:

$$V_{DS2} = V_{GS2}$$

and finally that:

$$V_{DS1} = V_{DD} - V_{DS2}$$


Let's of course **ASSUME** that both  $Q_I$  and  $Q_2$  are in saturation. Therefore we **ENFORCE**:

$$I_{D1} = K_1 (V_{GS1} - V_{t1})^2$$
  
=  $K_1 (V_G - V_{t1})^2$ 

Note that there are no unknowns in the previous equation. The drain current is explicitly determined from  $K_1$ ,  $V_{\varepsilon}$ , and  $V_{\tau 1}$ !

Continuing with the **ANALYSIS**, we can find the drain current through the enhancement load  $(I_{D2})$ , since it is equal to the current through  $Q_i$ :

## DC analysis



Yet we also know that  $V_{652}$  must be related to this drain current as:

$$I_{D2} = K_2 \left( V_{GS2} - V_{t2} \right)^2$$

and therefore combining the above equations:

$$I_{D1} = I_{D2}$$
 $K_1 (V_{\mathcal{G}} - V_{t1})^2 = K_2 (V_{\mathcal{G}S2} - V_{t2})^2$ 

Note this last equation has only one unknown ( $V_{GS2}$ )! Rearranging, we find that:

$$V_{\mathcal{GS}2} = \sqrt{\frac{K_1}{K_2}} \left( V_{\mathcal{G}} - V_{t1} \right) + V_{t2}$$

Since  $V_{DS2} = V_{GS2}$  and  $V_{DS1} = V_{DD} - V_{DS2}$ , we can likewise state that:

$$V_{DS2} = \sqrt{\frac{K_1}{K_2}} \left( V_{\mathcal{G}} - V_{t1} \right) + V_{t2}$$


and:


$$V_{DS1} = V_{DD} - V_{t2} - \sqrt{\frac{K_1}{K_2}} (V_G - V_{t1})$$


Now, we must CHECK to see if our assumption is correct.

The saturation assumption will be correct if:  $V_{DS1} > V_{\mathcal{E}S1} - V_{t1} \\ > V_{\mathcal{E}} - V_{t1}$  and:  $V_{\mathcal{E}S1} > V_{t1} \quad \therefore \quad \text{if} \quad V_{\mathcal{E}} > V_{t1}$ 


# DC analysis









We require the small-signal parameters for each of the transistors  $Q_1$  and  $Q_2$ . Therefore:  $g_{m1} = 2K_1(V_G - V_{t1}) \quad \text{and} \quad g_{m2} = 2K_1(V_{GS2} - V_{t2})$  and:  $r_{o1} = \frac{1}{\lambda_1} I_D \quad \text{and} \quad r_{o2} = \frac{1}{\lambda_2} I_D$ 







Therefore, we find that:


$$V_{gs1} = V_i$$

and that:

$$V_{gs2} = -V_o$$

as well as that:

$$V_o = -(g_{m1}V_{gs1} - g_{m2}V_{gs2})(r_{o1}||r_{o2})$$
  
=  $-(g_{m1}V_i + g_{m2}V_o)(r_{o1}||r_{o2})$ 





$$A_{vo} = \frac{v_{o}}{v_{i}} = \frac{-(r_{o1} \| r_{o2})g_{m1}}{1 + (r_{o1} \| r_{o2})g_{m2}} \approx \frac{-g_{m1}}{g_{m2}}$$

But recall that:

$$g_m = 2K(V_{GS} - V_t)$$
$$= 2\sqrt{K}\sqrt{I_D}$$

where we have used the fact that  $I_D = K(V_{GS} - V_t)^2$  to determine that  $(V_{GS} - V_t) = \sqrt{I_D/K}$ .





Therefore:


$$\left| \mathcal{A}_{o} \right| = \frac{g_{m1}}{g_{m2}} = \frac{2\sqrt{K_{1}}\sqrt{I_{D}}}{2\sqrt{K_{2}}\sqrt{I_{D}}} = \sqrt{\frac{K_{1}}{K_{2}}} = \frac{\sqrt{\left(\frac{W}/L\right)_{1}}}{\sqrt{\left(\frac{W}/L\right)_{2}}}$$

In other words, we adjust the MOSFET channel geometry to set the small-signal gain of this amplifier!

Now let's determine the small-signal input and output resistances of this amplifier!  $V_{gs2} \geqslant r_{o1} | r_{o2}$  $V_{gs1}$  $g_{m1}V_{gs1} - g_{m2}V_{gs2}$ It is evident that since  $i_i = i_a = 0$ :  $R_i = \frac{V_i}{I_i} = \infty$ (Great!!!)

Now for the output resistance, we know that the open-circuit output voltage is:

$$V_o^{oc} = -(g_{m1} V_{gs1} - g_{m2} V_{gs2})(r_{o1} | r_{o2})$$



Likewise, the short-circuit output current  $i_o^{sc}$  is:


$$i_{os} = -(g_{m1}v_{gs1} - g_{m2}v_{gs2})$$

Thus, the small-signal output resistance of this amplifier is equal to:

$$R_{o} = \frac{V_{o}^{oc}}{i_{o}^{sc}} = \frac{-(g_{m1}V_{gs1} - g_{m2}V_{gs2})(r_{o1}||r_{o2})}{-(g_{m1}V_{gs1} - g_{m2}V_{gs2})} = (r_{o1}||r_{o2})$$

#### In class problem

**Ex 4.11:** The bias voltage for the enhancement-load amplifier shown in Figure 4.39(a) is  $V_{DD} = 3.3$  V. The transistor parameters are  $V_{TND} = V_{TNL} = 0.4$  V,  $k'_n = 100 \,\mu\text{A/V}^2$ ,  $(W/L)_L = 1.2$ , and  $\lambda = 0$ . (a) Design the circuit such that the small-signal voltage gain is  $|A_v| = 8$ . (b) Determine  $V_{GSDQ}$  such that the Q-point is in the center of the saturation region. (Ans. (a)  $(W/L)_D = 76.8$ , (b)  $V_{GSDQ} = 0.561$  V).



# In class problem, Solution

(e) 
$$|AV| = 8 = \sqrt{\frac{(W|V_D)}{(W|V_D)}} = \sqrt{\frac{(W|V_D)}{1 \cdot 3}} = D \left(\frac{W}{V}\right)_D = 76.8$$

(b)

 $VGSDDD = \left|\frac{VGSDT - VGSDC}{2}\right| + VGSDC$ 
 $VDSDD = \left|\frac{VDSDT - VDSDC}{2}\right| + VDSDC$ 
 $VGSDC = VTN = 0.4V$ 
 $VDSDC = VTND = VGSDT - VTND$ 
 $VGSDT = VGSDT - VTND$ 
 $VGSDT = VGSDT - VTND$ 
 $VGSDT = VGSDT - VTND$ 
 $VGST = VGST - VGST$ 
 $VGST = VGST$ 

$$\frac{k_{AD}}{k_{ML}} = \sqrt{(W/L)_{L}} = 8$$

$$V(SDE) = \frac{(3.3 - 0.4) + 0.4 (1+8)}{1+8} = 0.7222 V$$

$$V(SDE) = \frac{0.7222 - 0.4}{2} + 0.4 = 0.561 V$$

$$V(DSDE) = \frac{0.561 - 0.4 = 0.161 V}{2} + 0.161 = 1.53 V$$

#### Overview of lecture 9

Single-stage IC MOSFET amplifiers-Amplifiers with active loads (Neamen 4.7.4)

Multi-stage MOSFET amplifiers (Neamen 4.8.1)