
Using the PIC Interrupts


Dr. Edward Nava ejnava@unm.edu



PIC Architecture



Timer Operation





Timers 1 – 5 SFRs

TABLE 4-7: TIMER1-5 REGISTERS MAP(1)

	_E 4-/:		HIMEKI	-5 REG	BIEKS	WAP													
688	Register Name	Bit Range		Bits															_
Virtual Address (BF80_#)			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	T40011	31:16	_	_	_	-	_	-	-	_	-	-	_	-	-	_	_	-	0000
0600	T1CON	15:0	ON	_	SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0610	TMR1	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010		15:0	TMR1<15:0> 0000																
0620	PR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0																FFFF	
0800	T2CON -	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	•	T32	_	TCS ⁽²⁾	_	0000
0810	TMR2 ·	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								TMR2	<15:0>								0000
0820		31:16	_	_	_	_	_	_	_	_	-	_	_	-	_	_	_	_	0000
		15:0								PR2<	15:0>								FFFF
0A00	T3CON -	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
		15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:	•	_	_	TCS ⁽²⁾	_	0000
0A10	TMR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0																	0000
0A20	PR3	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								PR3<									FFFF
0000	T4CON	31:16		_	_	_	_	_	_	_		_		_	_	_	(2)	_	0000
		15:0	ON	_	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0:		T32	_	TCS ⁽²⁾	_	0000
0C10	TMR4	31:16 15:0	_	_	_	_	_	_	_	TMR4	-15:0-	_	_	_	_	_	_	_	0000
	PR4	31:16	_	l _	—	_	_	_	_	- I MITA	<10.U>	_	_	_	_	_	_	_	0000
0C20		15:0	_	_	_	_	_	_	_	PR4<		_	_	_	_	_	_	_	0000 FFFF
		31:16	_	_	_	_	_	_	_	_ FIVAS	-	_	_	_	_	_	_	_	0000
0E00	T5CON -	15:0	ON	_	SIDL	_			_	_	TGATE		TCKPS<2:0:		_	_	TCS ⁽²⁾		0000
		31:16		_	-	_		_	_	_	- IGAIL	_	- CAPS-2.0	_	_	_	-	_	0000
0E10	TMR5 +	15:0								TMR5									0000
	PR5	31:16	_	_	_	_	_	_	_	_	-10.0>	_	_	_	_	_	_	_	0000
0E20		15:0								PR5<									FFFF

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

^{2:} This bit is not available on 64-pin devices.




Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

What Happens when an Interrupt Occurs?

- 1. The "current state" of the CPU is saved.
- 2. A function which performs some action to respond to the interrupt is called.
- 3. When the interrupt servicing function is complete, the original CPU "state" is restored and the program that was originally running resumes execution as though nothing happened.

PIC Architecture




MIPS Has a Basic Interrupt Mechanism

- Uses a single vector in the exception table.
- The processor uses the contents of a "cause" register to select an appropriate function to respond to the event.
- The PIC Microcontroller uses an Interrupt Controller that is external to the CPU.
- The Interrupt Controller processes the interrupt inputs and relays information to the CPU.



PIC Interrupt Controller

FIGURE 7-1: INTERRUPT CONTROLLER MODULE



What Happens when an Interrupt Occurs on the PIC32?

- The "current state" of the CPU is saved. (Pushed onto a stack – FIFO RAM buffer internal to the PIC32 or saved in a set of shadow registers.)
- 2. The ISR is invoked and executed.
- 3. When the ISR is exited, the original CPU "state" is restored and the original program resumes execution.

Three Requirements to use Interrupts

- 1. You need a source of the interrupt.
- 2. You must enable the interrupt with the PIC32 Interrupt Controller.
- 3. You must have a specific function that is invoked and executed when the interrupt occurs. (Interrupt Service Routine ISR)

PIC32MX5XX/6XX/7XX Interrupt Controller Module Features

- Up to 96 interrupt sources
- Up to 64 interrupt vectors
- Single and Multi-Vector mode operations
- Five external interrupts with edge polarity control
- Interrupt proximity timer
- Seven user-selectable priority levels for each vector
- Four user-selectable sub-priority levels within each priority
- Dedicated shadow register set for highest priority level
- Software can generate any interrupt



Interrupt Controller SFRs

TABLE 7-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

Virtual Address (BF88_#)	Register Name(1)			Bits															
		Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
		15:0	_	-	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT(3)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	III O IA	15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0	IPTMR<31:0>													0000			
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INTOIF	CS1IF	CSOIF	CTIF	0000
	IFS1	31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF(2)	CAN1IF	USBIF	FCEIF	DMA7IF(2)	DMA6IF(2)	DMA5IF(2)	DMA4IF(2)	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040		15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16						IZCONIF	IZCOOIF	IZUSBIF	12C4WIF	12U43IF	IZU4BIF						0000
1050	IFS2	15:0			_	_	U5TXIF	U5RXIF	USEIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INTOIE	CS1IE	CSOIE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE ⁽²⁾	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE(2)	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
1080	IEC2	31:16	_	-	_	_	-	1	_	-	_	_	-	1	_	_	_	_	0000
		15:0	_	ı	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	-	_	INT0IP<2:0>			INTOIS<1:0>		_	_	_	CS1IP<2:0> CS1IS<1:			0000		
1000	00	15:0	_	_	_	CS0IP<2:0>						CTIP<2:0>	CTIS<1:0>			0000			
10A0	IPC1	31:16	_		_		INT1IP<2:0>		INT1IS<1:0>		_	_	_	OC1IP<2:0> OC1IS<1:0>			0000		
		15:0	_	_	_	IC1IP<2:0>			IC1IS<1:0>		_	_	_	T1IP<2:0> T1IS<1			0000		
10B0	IPC2	31:16	_			INT2IS<1:0>		_	_	_	OC2IP<2:0> OC2IS<1:0			0000					
		15:0 — — —			IC2IP<2:0>		IC2IS<1:0> INT3IS<1:0>		_	_	_	T2IP<2:0>		T2IS<1:0> OC3IS<1:0>		0000			
10C0	IPC3	31:16 15:0	_		_		INT3IP<2:0>			<1:0> <1:0>	_	_	_		OC3IP<2:0>	,	T3IS		0000
		10.0			_	l	10315 \2.02		10313	~1.02	_		_		1315~2.0>		1313	×1.02	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

ote 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

- 2: This bit is unimplemented on PIC32MX764F128L device.
- 3: This register does not have associated CLR, SET, and INV registers.



12