Lab 5

DAVID KIRBY

Due: 16 May 2020

Deliverables

2. (a) In our pipeline, can the data hazard below be resolved with forwarding alone? Why or why not?

```
lw $t0, 0($t1)
sw $t3, 0($t0)
```

The data hazard can be resolved with forwarding alone. This is because there is a forwarding MUX implemented in the execute stage that allows us to resolve the data hazard.

(b) Will the pipeline control unit slip the pipeline in the case of the instruction sequence above? Why or why not?

Yes, the pipeline control unit will slip the pipeline in the case of the instruction sequence above as it is designed to stall the fetch and decode stages, allowing the load to proceed down the pipeline.

- (c) Which components in Figure 1 does the test bench file, MIPSpipeline_tb.vhd, provide? Instruction memory, jump targets, and loops.
- (d) Determine the CPI of the test code running on your pipelined processor. Compare this CPI to that of the single-cycle processor.

I unfortunately wasn't able to complete the processor to compare.

Source Code

MIPSpipeline.vhd

```
-- This VHDL source file describes the basic 5-stage pipelined processor
   -- discussed in David Patterson and John Hennessy's Computer Organization and
   -- Design textbook. Instruction processing goes through the following stages:
   --IF --- Instruction fetch: Here instructions are fetch, one per clock cycle,
   -- from the memory pointed to by the Program Counter (PC).
   --ID --- Instruction decode: The instruction fetched in the prevous stage is
   -- decoded into a number of control signals that flow down the pipe.
   -- Also, the register file is read in this stage. Data and control
   -- dependencies are detected and handled in this stage, either with
   -- forwarding or interlocking.
11
   --EX --- Execute: The Arithmetic-Logic Unit (ALU) is in this stage. Also,
   -- branches are resolved in the execute stage.
13
   --MEM --- Memory: In this stage, memory is accessed. For a load, memory is
   -- read, while for a store, memory is written.
   --WB --- Write Back: This is the final stage of the pipeline. Here the
   -- register file is written.
```

```
--The logic described in this src file attempts to follow the natural flow of
   -- the pipeline. PC logic and other instruction fetch related HW is described
   --at the beginning, while Write-back logic is at the end.
   -- The signals in the pipeline attempt to adhere to the following format:
23
   --prefix signal name suffix
   --A prefix identifies the location within the pipeline where a given signal
   --comes from. If two stages are specified for the prefix, then the signal
   --comes from the pipeline register between those two stages. For example,
27
   --ID_EX_load is the load signal from the ID/EX pipeline register. If only one
   --stage is specified in the prefix, the signal originates from the given
   --stage. For example, ID_load originates from the decode unit within the ID
   --stage. If no prefix exists, that signal is assumed to be contained within
31
   --only one pipeline stage.
32
   \operatorname{\mathsf{--A}} suffix indicates the destination of a signal and is added to a signal name
   --only when necessary. Most signals are used in multiple stages and therefore
34
   --have no specific destination. However, some signals have the same signal
   --name but are expected to used in different stages. For example,
36
   --DataMemForwardCtrl_EX and DataMemForwardCtrl_MEM are different signals,
   --serving similar functions but destine for different stages.
38
40
   library ieee;
   use ieee.std logic 1164.all;
42
   use ieee.std_logic_unsigned.all; --needed to describe
   use ieee.std logic arith.all; --arithmetic
46
   entity MIPSpipeline is
47
       port (
49
            Clk, Rst_L : in std_logic;
50
            PC : out std_logic_vector(31 downto 0);
51
            Instruction : in std_logic_vector(31 downto 0);
            DataMemAddr : out std logic vector(31 downto 0);
53
           DataMemRdEn, DataMemWrEn : out std_logic;
54
           DataMemRdData : in std logic vector(31 downto 0);
55
           DataMemWrData : out std_logic_vector(31 downto 0)
       );
57
   end MIPSpipeline;
59
60
61
   architecture MIPSpipeline of MIPSpipeline is
62
63
       -- Component declarations go here...
64
65
       component RegisterFile is
66
           port (
                RdRegA : in std_logic_vector(4 downto 0);
68
                RdRegB : in std_logic_vector(4 downto 0);
                WrReg : in std_logic_vector(4 downto 0);
70
                Clk : in std_logic;
71
                RegWrEn : in std logic;
```

```
WrData : in std_logic_vector(31 downto 0);
73
                 RdDataA : out std_logic_vector(31 downto 0);
74
                 RdDataB : out std_logic_vector(31 downto 0)
75
            );
        end component;
77
         component ALU is
79
            port (
                 AluCtrl : in std_logic_vector(3 downto 0);
81
                 AluInA, AluInB : in std_logic_vector(31 downto 0);
                 AluResult : out std_logic_vector(31 downto 0)--;
83
                 Equals : out std_logic
             );
85
         end component;
86
         component AluDecode is
88
            port (
90
                 AluOp : in std_logic_vector(3 downto 0);
                 Funct : in std logic vector(5 downto 0);
92
                 AluCtrl : out std_logic_vector(3 downto 0)
             );
94
         end component;
96
         component InstrDecode is
98
            port (
                 --6-bit op field of instruction
100
                 Opcode : in std_logic_vector(5 downto 0);
101
                 --6-bit funct field of instruction
102
                 Funct : in std_logic_vector(5 downto 0);
103
                 -- asserted when shamt field is input to ALU
104
                 UseShamt : out std_logic;
105
                 -- asserted when the immediate field is input to ALU
                 UseImmed : out std logic;
107
                 -- asserted when immed needs to be sign extended
108
                 SignExtend : out std_logic;
109
                 -- asserted when instruction is a jump
                 Jump : out std_logic;
111
                 -- asserted when instruction is a branch
                 Branch : out std logic;
113
                 -- Determines ALU operation, see ALU decode unit
                 AluOp : out std_logic_vector(3 downto 0);
115
                 -- selects between rt and rd for the register destination
116
                 -- rt = 0, rd = 1
117
                 RegDst : out std_logic;
                 -- asserted when reading from memory (loads!)
119
                 MemRdEn : out std_logic;
120
                 -- asserted when writing to memory (stores!)
121
                 MemWrEn : out std_logic;
122
                 -- selects the source for writing into register file
123
124
                 RegSrc : out std_logic;
                 -- asserted when writing into register file
125
                 RegWrEn : out std_logic
126
```

```
-- that's all folks!
127
             );
128
        end component;
129
         component ForwardingUnit is
131
             port (
133
                 UseShamt, UseImmed : in std_logic;
                 EX_RegWrEn, MEM_RegWrEn : in std_logic;
135
                 ID_Rs, ID_Rt : in std_logic_vector(4 downto 0);
136
                 EX_WrReg, MEM_WrReg : in std_logic_vector(4 downto 0);
137
                 AluSrcA, AluSrcB : out std_logic_vector(1 downto 0);
138
                 DataMemForwardCtrl_EX : out std_logic;
139
                 DataMemForwardCtrl_MEM : out std_logic
140
             );
        end component;
142
143
         component PipelineCtrl is
144
             port (
146
                 EX_Branch : in std_logic;
147
                 EX_Equals : in std_logic;
148
                 ID_Jump : in std_logic;
                 ID_Rs, ID_Rt : std_logic_vector(4 downto 0);
150
                 UseShamt, UseImmed : in std_logic;
151
                 EX_MemRdEn : in std_logic; --to detect a load
152
                 EX_WrReg : in std_logic_vector(4 downto 0);
153
                 PCwrite : out std_logic;
154
                 addrSel : out std_logic_vector(1 downto 0);
155
                 Flush_IF_ID, WrEn_IF_ID : out std_logic;
156
                 Flush_ID_EX : out std_logic
157
             );
158
        end component;
159
         -- Declare signals and variables here...
161
        signal Clk, Rst_L : std_logic;
162
163
         -- Typically, the code is easier to read if signals are
        -- declared in the order they appear below...
165
        -- Instruction fetch signals
167
        signal IF_ID_Instruction : std_logic_vector(31 downto 0);
168
         -- Pipeline control signals
169
        signal Flush_IF_ID, WrEn_IF_ID : std_logic;
170
171
         -- Instruction decode signals
        signal ID_Rs, ID_Rt : std_logic_vector(4 downto 0);
173
174
        -- Execute stage signals
        signal Shamt : std_logic_vector(31 downto 0);
176
        signal AluInA : std_logic_vector(31 downto 0);
177
        signal AluInB : std logic vector(31 downto 0);
178
        signal EX_AluResult : std_logic_vector(31 downto 0);
179
        signal EX_Equals : std_logic;
180
```

```
signal EX_RegDst : std_logic;
181
         signal EX_DataMemWrData : std_logic_vector(31 downto 0);
182
        signal EX_WrReg : std_logic_vector(4 downto 0);
183
         --EX/MEM pipeline registers
185
        signal EX MEM MemRdEn, EX MEM MemWrEn : std logic;
        signal EX MEM RegSrc : std logic;
187
        signal EX_MEM_RegWrEn : std_logic;
188
        signal EX_MEM_AluResult : std_logic_vector(31 downto 0);
189
         signal EX_MEM_DataMemWrData : std_logic_vector(31 downto 0);
190
        signal EX_MEM_WrReg : std_logic_vector(4 downto 0);
191
         signal EX_MEM_DataMemForwardCtrl_MEM : std_logic;
192
193
        --MEM/WB pipeline registers
194
        signal MEM_WB_RegSrc : std_logic;
195
        signal MEM_WB_RegWrEn : std_logic;
196
        signal MEM_WB_DataMemRdData : std_logic_vector(31 downto 0);
         signal MEM WB AluResult : std logic vector(31 downto 0);
198
        signal MEM_WB_WrReg : std_logic_vector(4 downto 0);
200
        -- Write back stage signals
        signal WB_RegWrData : std_logic_vector(31 downto 0);
202
204
205
    begin
206
207
        -- Instruction Fetch logic
208
209
        -- insert PC logic here, marking the beginning of the fetch stage
210
211
        -- IF_ID pipeline registers mark the end of the fetch stage
212
        process (Clk)
213
        begin --rising edge triggered logic
             if (Clk'event and Clk = '1') then
215
                 if (Flush_IF_ID = '1') then --active high, synchronous reset
216
                     IF_ID_Instruction <= (others => ',0');
217
                     --Add more registers here
218
                 elsif (WrEn_IF_ID = '1') then
                     IF_ID_Instruction <= Instruction;</pre>
220
                     --Add more registers here
221
                 end if;
222
             end if;
        end process;
224
         -- Instruction Decode logic
226
        --break up instruction into parts for readability
228
        ID_Rs <= IF_ID_Instruction(25 downto 21);</pre>
        ID_Rt <= IF_ID_Instruction(20 downto 16);</pre>
230
        --instantiate the register file
232
        --instance_name: component_name
233
        -- use nominal port map as opposed to positional!
234
```

```
Registers : RegisterFile
235
        port map(
236
             RdRegA => ID_Rs,
237
             RdRegB => ID_Rt,
             WrReg => MEM_WB_WrReg,
239
             Clk => Clk,
             WrData => WB_RegWrData,
241
             --okay you get the point...
        );
243
244
245
         -- Execute stage logic
246
247
        --zero extend the shift amount field
248
        Shamt(4 downto 0) <= ID_EX_Instruction(10 downto 6);</pre>
249
        Shamt(31 downto 5) <= (others => |'|0|'|);
250
251
        -- ALU source mux for OpA
252
         -- The WITH/SELECT/WHEN construct is great for muxes
        with ID_EX_AluSrcA select
254
             -- the zero extended shamt field
255
             AluInA <= Shamt when "00",
256
             -- the bypass path from the write back stage
             WB_RegWrData when "01",
258
259
             -- the bypass path from the memory stage
             EX_MEM_AluResult when "10",
260
             -- the register file output
261
             ID_EX_RdRegA when others; -- avoids latches!
262
263
        -- ALU should be instantiated somewhere here...
264
265
        -- EX/MEM pipeline registers here...
266
267
         -- Memory stage logic
269
         -- DataMemWrData mux here...
270
         -- MEM/WB pipeline registers here...
271
    end MIPSpipeline;
273
```