

For Lab #4 we were tasked with implementing a set of counters within a process block. We used the switches on the Zybo board to toggle which counters to increment. The RTL Elaborated Design shows the counters, MUXs, and output to LEDs.


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  entity Counter is
5      Port (
6          clk : in std_logic;
7          reset : in std_logic;
8          ctrl : in std_logic_vector(3 downto 0);
9          leds : out std_logic_vector(1 downto 0)
10     );
11 end Counter;
12 architecture rtl of Counter is
13     signal cnter1_reg, cnter1_next : unsigned(29 downto 0);
14     signal cnter2_reg, cnter2_next : unsigned(29 downto 0);
15 begin
16     process(clk, reset)
17     begin
18         if (reset = '1') then
19             cnter1_reg <= (others => '0');
20             cnter2_reg <= (others => '0');
21         elsif (rising_edge(clk)) then
22             cnter1_reg <= cnter1_next;
23             cnter2_reg <= cnter2_next;
24         end if;
25     end process;
26     -- Counter via conditional signal assignment
27     cnter1_next <= cnter1_reg + 1 when ctrl(0) = '1' else
28         cnter1_reg;
29     leds(0) <= cnter1_reg(29) when ctrl(1) = '1' else
30         '0';
31     process (ctrl, cnter2_reg)
32     begin
33         leds(1) <= '0';
34         cnter2_next <= cnter2_reg;
35         -- Counter via if assignment
36         if (ctrl(2) = '1') then
37             cnter2_next <= cnter2_reg + 1;
38         end if;
39         if (ctrl(3) = '1') then
40             leds(1) <= cnter2_reg(29);
41         end if;
42     end process;
43 end rtl;

```

Reset FF to
override all
counters

Conditional
ctrl statement
with 4 cases



In the Synthesized Design Schematic, the counter is shown as well as each separate incrementation. This produces a low-level, if not convoluted, view of our behavioral VHDL code.

