
# ECE 322L Electronics 2

03/05/20- Lecture 13
Biasing the BJT 2

#### Updates and overview


- ➤ There have been issues with UNM Learn reporting incorrect due dates for the assignment. The problem has been rectified.
- ➤ Lecture 13- Biasing the BJT 1 (Neamen 5.2 and 5.4, S&S 6.7)

# Biasing configurations



# Biasing configurations (2)

\* See next slide for more details



Note: The V<sub>BE</sub> on these slide is equivalent to  $V_{BE}(on)$  on the slides of lecture 12 and on the handout

KVL on loop L 
$$I_E = \frac{V_{EE} - V_{BE}}{R_E + R_B/(\beta + 1)}$$

$$I_{CQ} = \alpha I_{EQ} = \frac{\beta}{\beta + 1} I_{EQ} \cong \frac{\beta (V_{EE} - V_{BE})}{(\beta + 1)R_E + R_B}$$

$$R_B \ll (\beta + 1) R_E \rightarrow I_{CQ} \cong \frac{\beta(V_{EE} - V_{BE})}{(\beta + 1)R_E}$$

$$eta \gg 1 \ eta/(1+eta) \cong 1 \quad I_{CQ} \cong \frac{(V_{EE}-V_{BE})}{R_E}$$

$$V_{EE} \gg V_{BE} \quad I_{CQ} \cong \frac{V_{EE}}{R_E}$$

$$V_{EE} \gg V_{BE}$$
  $I_{CQ} \cong \frac{V_{EE}}{R_E}$ 


$$V_{EE} \gg V_{BE} \& R_B \ll (\beta + 1) R_E$$

Condition for a bias-stable circuit against variations of temperature and  $\beta$ .

$$V_{EE} \cong \frac{V_{EE} + V_{CC}}{3} \& R_B \cong 0.1(\beta + 1) R_E$$


Rule of thumb

# Biasing configurations (2)




#### In-class problem 1

The bias arrangement below is to be used for a common-emitter amplifier. Design the circuit to establish a DC collector current of 1mA and provide the highest possible open-circuit voltage gain while allowing a maximum signal swing of  $\pm$  2 V at the output of the amplifier. Use V<sub>CC</sub>=10 V and V<sub>EE</sub>=5 V power supplies. Assume that the peak-to-peak value of the ac signal on the emitter is  $v_{e,pp}$ =0.04 V and that  $\beta$ =200. Specify where within the Q point is located (e.g. in the middle of the forward active region, close to the cut-off region or close to the saturation region).



\* See handout for solution

# Biasing configurations (3)



Note: The  $V_{BE}$  on these slide is equivalent to  $V_{BF}(on)$  on the previous slides

KVL on loop L

$$V_{CC} = I_{E}R_{C} + I_{B}R_{B} + V_{BE}$$

$$= I_{E}R_{C} + \frac{I_{E}}{\beta + 1}R_{B} + V_{BE}$$

$$I_{E} = \frac{V_{CC} - V_{BE}}{R_{C} + R_{B}/(\beta + 1)}$$


$$R_B/(\beta+1) \ll R_C$$
  
 $V_{CC} - V_{BE}$ 

$$V_{CC} \gg V_{BE} \& R_B \cong 0.1(\beta + 1) R_C$$


Condition for a bias-stable circuit against variations of temperature and  $\beta$ 

### Take-home problem 1

D6.49 Design the circuit of Fig. 6.62 to obtain a dc emitter current of 1 mA, maximum gain, and a  $\pm 2$ -V signal swing at the collector; that is, design for  $V_{CE} = +2.3$  V. Let  $V_{CC} = 10$  V and  $\beta = 100$ .



#### Take-home problem 1, solution



$$V_{CC}$$

$$I_{C} + I_{B} = I_{E}$$

$$V_{CE} - 2V = V_{CE,SAT} \Rightarrow V_{CE} = 2.3V$$

$$T_{E} = \frac{V_{CC} - V_{CE}}{Re}$$

$$V_{CB} = V_{CE} - \frac{V_{CE}}{V_{CE}} \Rightarrow \frac{V_{CE,SAT}}{Re} = 7.7 \text{ K}.$$


$$V_{CB} = V_{CE} - \frac{V_{CE}}{V_{CE}} \Rightarrow \frac{V_{CE,SAT}}{Re} = 1.6V$$

$$T_{CB} = \frac{V_{CE} - V_{CE}}{V_{CE}} \Rightarrow \frac{V_{CE,SAT}}{Re} = 1.6V$$

$$V_{CB} = \frac{V_{CE,SAT}}{Re} = 1.6V$$


$$V_{CE} = \frac{V_{CE,SAT}}{Re} = 1.6V$$

# Biasing configurations (4)



Q<sub>1</sub> and Q<sub>2</sub> are two identical transistors held at the same temperature

## Biasing configurations (4)



KVL at loop L 
$$0 = I_1 R_1 + V_{BE} \text{ (on)} + V^-$$


$$I_1 = \frac{-(V^- + V_{BE} \text{ (on)})}{R_1}$$
KCL at node C1  $I_1 = I_{C1} + I_{B1} + I_{B2}$ 

$$I_1 = I_{C1} + 2I_{B2} = I_{C2} + \frac{2I_{C2}}{\beta} = I_{C2} \left(1 + \frac{2}{\beta}\right)$$

$$I_{C2} = I_Q = \frac{I_1}{1 + \frac{2}{\beta}}$$

 $Q_1$  operates in the active region since  $V_{CB}=0$  and  $(V_{CE}=V_{BE(on)})>V_{CE,SAT}$ )

# Biasing configurations (4)




$$I_{1} = \frac{-(V^{-} + V_{BE} \text{ (on)})}{R_{1}}$$

$$I_{C2} = I_{Q} = \frac{I_{1}}{\left(1 + \frac{2}{\beta}\right)}$$


- $\triangleright$  For reasonable values of  $\beta$  the Q point is stable against variations of  $\beta$ .
- The Q point is also independent from  $R_B$ , hence one can select  $R_B$  to optimize the input resistance of a CE voltage amplifier.
- $\triangleright$  Biasing by a current mirror guarantees stability against variation of temperature if  $V^->> V_{BE}$  (on).

### Take-home problem 2

Ex 5.18: In the circuit shown in Figure 5.60, the parameters are  $V^+ = 3.3 \text{ V}$ ,  $V^- = -3.3 \text{ V}$ , and  $R_B = 0$ . The transistor parameters are  $\beta = 60$  and  $V_{BE}(\text{on}) = 0.7 \text{ V}$ . Design the circuit such that  $I_{CQ}(Q_O) = 0.12 \text{ mA}$  and  $V_{CEQ}(Q_O) = 1.6 \text{ V}$ . What are the values of  $I_Q$  and  $I_1$ ? (Ans.  $I_Q = 0.122 \text{ mA}$ ,  $I_1 = 0.126 \text{ mA}$ ,  $R_1 = 20.6 \text{ k}\Omega$ ,  $R_C = 20 \text{ k}\Omega$ )



#### Take-home problem 2, solution



#### Overview of lecture 14

➤ Signal response of the BJT

BJT small-signal model

(Neamen From 6.2.1 to 6.2.4)

BJT amplifier configurations: overview (Neamen 6.3)

Common emitter configurations (Neamen 6.4)