Lab 04

DAVID KIRBY

Due: 27 April 2020

1. In our pipeline, can the data hazard below be resolved with forwarding alone? Why or why not?

lw \$t0, 0(\$t1)
sw \$t0, 0(\$t2)

The data hazard <u>can</u> be resolved with forwarding alone. This is because there is a forwarding MUX implemented in the execute stage that allows us to resolve the data hazard.

2. Will the pipeline control unit slip the pipeline in the case of the instruction sequence above? Why or why not?

Yes, the pipeline control unit will slip the pipeline in the case of the instruction sequence above as it is designed to stall the fetch and decode stages, allowing the load to proceed down the pipeline.

Source Code

ForwardingUnit.vhd

```
_____
   -- This component describes the forwarding unit in our
   -- 5-stage, pipelined MIPS processor.
   library ieee;
   use ieee.std_logic_1164.all;
   _____
   entity ForwardingUnit is
10
       port (
12
           UseShamt, UseImmed : in std_logic;
13
           EX_RegWrEn, MEM_RegWrEn : in std_logic;
14
           ID_Rs, ID_Rt : in std_logic_vector(4 downto 0);
15
           EX_WrReg, MEM_WrReg : in std_logic_vector(4 downto 0);
16
           AluSrcA, AluSrcB : out std_logic_vector(1 downto 0);
17
           DataMemForwardCtrl_EX : out std_logic;
           DataMemForwardCtrl_MEM : out std_logic
19
       );
20
   end ForwardingUnit;
21
22
23
   architecture behv of ForwardingUnit is
24
25
   begin
       _____
27
       --forwarding logic for ALU operand A
       -- The sensitivity list! Do something if any of these signals change
29
       process (UseShamt, ID_Rs, EX_WrReg, MEM_WrReg, EX_RegWrEn, MEM_RegWrEn)
30
       begin --priority is important!
31
           -- If shift amount instruction, don't forward
           if (UseShamt = '1') then
33
               AluSrcA <= "00"; --use shift amount
34
               --else if data is produced by instruction one stage ahead
           elsif ((EX_RegWrEn = '1') and (ID_Rs = EX_WrReg) and (EX_WrReg /= b"00000")) then
36
               AluSrcA <= "10"; --use EX bypass
37
               --else if data is produced by instruction two stages ahead
38
           elsif ((MEM_RegWrEn = '1') and (ID_Rs = MEM_WrReg) and (MEM_WrReg /= b"00000")) then
               AluSrcA <= "01"; --use MEM bypass
40
           else
               --else if data is produced by instruction in WB or beyond
42
               AluSrcA <= "11"; --pull from Register file
           end if;
44
       end process;
46
       --forwarding logic for ALU operand B
48
       -- The sensitivity list! Do something if any of these signals change
49
       process (UseImmed, ID_Rt, EX_WrReg, MEM_WrReg, EX_RegWrEn, MEM_RegWrEn)
50
```

```
begin --priority is important!
51
            --If immediate instruction, don't forward
52
            if (UseImmed = '1') then
53
                AluSrcB <= "00"; --use immediate
                --else if data is produced by instruction one stage ahead
55
            elsif ((EX_RegWrEn = '1') and (ID_Rt = EX_WrReg) and (EX_WrReg /= b"00000")) then
                AluSrcB <= "10"; --use EX bypass
57
                --else if data is produced by instruction two stages ahead
            elsif ((MEM_RegWrEn = '1') and (ID_Rt = MEM_WrReg) and (MEM_WrReg /= b"00000")) then
59
                AluSrcB <= "01"; --use MEM bypass
60
            else
                 --else if data is produced by instruction in WB or beyond
62
                AluSrcB <= "11"; --pull from Register file
63
            end if:
64
        end process;
66
        --forwarding logic for data memory
68
        -- The sensitivity list! Do something if any of these signals change
        process (ID_Rt, EX_WrReg, MEM_WrReg, EX_RegWrEn, MEM_RegWrEn)
70
        begin --priority is important!
            --if data is produced by instruction one stage ahead
72
            if ((EX_RegWrEn = '1') and (ID_Rt = EX_WrReg) and (EX_WrReg /= b"00000")) then
                DataMemForwardCtrl EX <= '0';</pre>
74
                DataMemForwardCtrl_MEM <= '1';</pre>
                --else if data is produced by instruction two stages ahead
76
            elsif ((MEM_RegWrEn = '1') and (ID_Rt = MEM_WrReg) and (MEM_WrReg /= b"00000")) then
                DataMemForwardCtrl_EX <= '1';</pre>
78
                DataMemForwardCtrl_MEM <= '0';</pre>
                --else if data is produced by instruction in WB or beyond
            else
81
                DataMemForwardCtrl_EX <= '0';</pre>
                DataMemForwardCtrl_MEM <= '0';</pre>
83
            end if;
        end process;
85
86
   end behv;
87
```

PipelineCtrl.vhd

```
ID_Jump : in std_logic;
14
            ID_Rs, ID_Rt : std_logic_vector(4 downto 0);
15
            UseShamt, UseImmed : in std_logic;
16
           EX_MemRdEn : in std_logic;--to detect a load
            EX_WrReg : in std_logic_vector(4 downto 0);
18
           PCwrite : out std_logic;
            addrSel : out std_logic_vector(1 downto 0);
20
           Flush_IF_ID, WrEn_IF_ID : out std_logic;
           Flush_ID_EX : out std_logic
22
        );
   end PipelineCtrl;
24
25
   architecture behv of PipelineCtrl is
26
27
       begin
29
        --Pipeline control
30
       -- The sensitivity list! Do something if any of these signals change
31
       process (UseShamt, ID_Rs, EX_WrReg, MEM_WrReg, EX_RegWrEn, MEM_RegWrEn)
32
       begin --priority is important!
33
            --If "Taken" branch instruction is detected in the execute stage
            if (EX_Branch = '1') then
35
                Flush_IF_ID <= "00"; --Flush Fetch stage
            elsif then
37
            elsif then
            else
39
            end if;
40
       end process;
41
```