
Analog to Digital Converter (ADC)

Dr. Edward Nava ejnava@unm.edu




PIC Architecture

FIGURE 1-1: BLOCK DIAGRAM^(1,2)



Comparator Circuit

An operational amplifier is used to compare an unknown input signal to a known reference signal



Flash ADC

3bit Flash ADC

By using a voltage divider network and a number of individual comparators, we can build an ADC which can quickly generate a digital equivalent value




Fig 1.2 Block Diagram of Flash ADC [17]




Iterative Weighing Process




Successive Approximation ADC

ADC Conceptual Configuration



Digital to Analog Converter Circuit

D/A Converter With Binary Weighted Resistors



Successive Approximation A/D Conversion


A successive approximation uses a sequential process to generate a digital value that represents and estimate of the unknown input signal:

- 1. A start signal initiates the operation.
- 2. At a rate determined by the clock, the control unit modifies the binary value stored in the register. There are two approaches, count-up or bit-wise.
- 3. The binary value in the register is used to generate an analog voltage, which is compared to the input signal.
- 4. The control unit generates and End Of Conversion signal when the conversion is complete.



Other Considerations

Most signals that we wish to process vary with time. To ensure that the input signal value is constant while the successive approximation is being done, we must sample the signal and hold the input value constant. To do this, we use a **Sample and Hold Amplifier (SHA)**.




ADC Timing

- Generating a digital value from an analog input is a two-step process:
 - Acquisition during this time, the input pin is connected to the sample and hold amplifier
 - Conversion This is the time that the ADC requires to convert the analog signal to a digital value.

Reference Manual ADC Diagram

Figure 17-1: 10-bit High-Speed ADC Block Diagram



Simplified ADC Configuration




Figure 11.1: Ten-bit high-speed ADC block diagram.



ADC SFRs

TABLE 4-13: ADC REGISTERS MAP

IAD	LL 4-13.		DO INE	JISTEK.	J III/AI														-
888			Bits																
Virtual Address (BF80_#)	Register Name	BitRange	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	AllResets
0000	AD1CON1 ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	0000
9000		15:0	ON	_	SIDL	_	_		FORM<2:0>			SSRC<2:0>		CLRASAM	_	ASAM	SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
3010		15:0	VCFG2	VCFG1	VCFG0	OFFCAL	ı	CSCNA	ı	ı	BUFS	_		SMPI	<3:0>		BUFM	ALTS	0000
9020	AD1CON3 ⁽¹⁾	31:16	_	ı	ı	ı	-	ı	-	ı	_	_	_	_	-	_	_	_	0000
		15:0	ADRC									0000							
9040	AD1CHS ⁽¹⁾	31:16	CHONB	_	_	_		CHOSE	3<3:0>		CHONA	_	_	_		CHOS	A<3:0>		0000
		15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9060	AD1PCFG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
9050	AD1CSSL ⁽¹⁾ .	31:16 15:0	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
9070	ADC1BUF0		CSSL15	CSSL14	GSSL13	CSSL12	CSSL11	CSSL10	GSSL9	CSSL8	CSSL/	CSSL6	GSSL5	GSSL4	CSSL3	CSSL2	CSSL1	CSSLU	0000
		31:16 15:0		ADC Result Word 0 (ADC1BUF0<31:0>)															0000
9080	ADC1BUF1	31:16																	0000
		15:0		ADC Result Word 1 (ADC1BUF1<31:0>)															0000
9090	ADC1BUF2	31:16																	0000
		15:0							ADC Re	sult Word 2	(ADC1BUF2	2<31:0>)							0000
90A0	ADC1BUF3	31:16							4000										0000
		15:0	•	ADC Result Word 3 (ADC1BUF3<31:0>)															0000
90B0	ADC1BUF4	31:16		ADC Requit Word 4 (ADC181164-31-0-)															0000
		15:0	ADC Result Word 4 (ADC1BUF4<31:0>)															0000	
90C0	ADC1BUF5	31:16	ADC Result Word 5 (ADC1BUF5<31:0>)															0000	
		15:0									,	,							0000
		31:16		ADC Result Word 6 (ADC18UF6<31:0>)														0000	
		15:0										,							0000
		31:16							ADC Re	sult Word 7	(ADC1BUF7	/<31:0>)							0000
		15:0																	0000
90F0	ADC1BUF8	31:16 15:0							ADC Re	sult Word 8	(ADC1BUF8	3<31:0>)							0000
		31:16																	0000
9100	ADC1BUF9	15:0							ADC Re	sult Word 9	(ADC1BUF9	9<31:0>)							0000
		10.0																	0000

Legend: x = unknown value on Reset, — = unimplemented, read as 'o'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

