Lecture 21 - Configuring I²C

Thursday, April 16, 2020 10:39 AM

Objectives:	- Learn how to configure the I2C interface on the MX-7 using the c library function	
	- Learn how the TMP3 module works and how it is configured	
	- Review	

Handy I²C Reference:

https://www.digikey.com/en/articles/why-the-inter-integrated-circuit-bus-makes-connecting-ics-so-easy? utm_medium=email&utm_source=mak&utm_campaign=67184_MAK2004C&utm_content=learnmore3 US&utm_cid=8524102

<u>&mkt_tok=eyJpIjoiWldWbU1HUXdNbVpsWkdObClsInQiOiJDM1BFNzZoVEJLNzVENDVrYXpvNW1CQXowQXFMVXhxWmhBQzYrR3Q1dTNKbGRLV0Y5TEpjYmo0T0NWYWFtV2E5c2p3QVQ0VGk5RWtEUUZINzFNamxKV2p6UHJsRGIORDhsWWNHOFk4Z0FPelBCSkNGZ012VCtMOTJMRmFHOU5wdiJ9</u>

I2C SFRs

- I2CxCON Enables control of module
- I2CxSTAT Contains status flags
- I2CxBRG Baud Rate Generator value
- I2CxTRN Register to which data is written for TX
- I2CxRCV Register from which data is read RX In Slave mode, we also use:
- I2CxADD Address of slave device
- I2CxMASK Designates which address bits can be ignored allows support for multiple addresses

Interrupts - Like other peripherals, I2C has multiple interrupt modes

- Tx
- Rx
- Errors (bus collision)

I2C Protocol Related Functions
StartI2Cx() - generates the start condition
StopI2Cx() - generates the stop condition
RestartI2Cx() - generates a restart

IdleI2Cx() - Waits for:	A start condition enable bit	
	A stop condition enable bit	
	A receive enable bit	
	An ACK sequence bit	

STORED PROGRAM COMPUTERS ARCHITECTURE

RISC - MIPS

NUMERIC FORMATS UNSILNED SIGNED

REPOSENTA TIONS DECIMAL HEXADECIMAL BINARY

PIC 32 MICROCONTINUER

SYSCLK - 80 MHZ Clocks

PBUK - 10 MHZ

Ilo PORTS - DIGITAL FOR NOW


- CONFIGURATION
- OPEN DIAIN

SFR'S OFFSETS FOR CLR, INV, SET

SFe's CONFIG OF HW 11 PERIPOSADES COMM. W/ PLEUPHRACE MONITOR STATUS

GP. REGS DATA ADDUESSES NO INSTRUCTIONS

16-BIT TIMERS TIMERS 5



INTSERUPTS

@- ENASUE SPECIFIC INTERMPT - (SET PRIDEITY)

13 - NED AN ISP

ISR'S - INTERRUPT SERVICE ROUTING

O NO ARGUMENTS PASSED TO AN ISC

- D AN ISR CANNOT BE CHEED PRECTLY
- 3 AN ISR CONNOT RETURN ANY VALUES
- (4) IDEALLY, AN ISR SHOULD NOT CALL ANY OTHER FUNCTIONS IMPORTANT: AN ISR MUST CLEAR THE INTERCUPT FLAG

COMMUNICATION - STRIAL

- ONE BIT AT A TIME

SYNCHOOLOUS)

FULL DUPLEK - TX 9 RX SIMULTANEOUSLY HALF DUPLEX - ONE TX AT A TIME

POINT TO POINT BUS ORIENTED

WART -FULL DUPLEX ASTUCKNONOUS

- USING RS-232 IMPLEMENT POINT TO POINT GONNECTION

5 (0)

STEARY STATE 2NP STOD 315 BIT

BAUD RATE - BIT TIME DATA BITS - 8 OR 9 PARITY (W/8 DATA BITS) O, E, N NUMBER OF STOP BITS - 1 OR Z


DATA ENCODING

ASCII - 7 Birs msb=0

UNICODE - LISTING OF CHARACTERS - CODE POINT

UTF-8 - ENCODING SCHENE

SPI _ SERIAL SYNCHRONOUS FULL - DUPLLX



TZC - SYNCHRONOUS (TWO-WIRL)
HALF-DUPLLY
SECURI