Lecture 12 - Review

Thursday, March 5, 2020 10:44 AM

Objectives: - Review materials and concepts covered to date.

* PIC32

ALIGNMENT RED S ADDRESSES BYTES - NO LIMITS

$$(|sb=0|)
 (2|sbs=0)$$

NUMERICAL REPRESENTATION

SIENED

HANDY NUMBERS

$$2^{10} - 1024 - 1K$$
 $2^{10} - (1024)^{2} - 1M$

STONED PROGRAM COMPUTER

FETCH -> DECODE -> EXECUTE

New Section 1 Page 1

ARCHITECTURE VON NEUMANN - COMINGLE DATA & INSTR HARVARD - SEGREGATED " } " ISA CISC - VARING LENGTH - ONE TO MANY CLOCK CYCLLS - MANY ADDA MODES - INSTRUCTIONS ACCESS MEMORY DIRECTLY - FEW G.P. REGISTERS RISC - FIXED LENGTA INSTR ONE INSTR/CLOCK - FEW ADDRESSING MODES CYCLE - MANY GENERAL PURP. REGS - FEW ADDR. MODES LOAD/STORE - ONLY 2 INST THAT ACCESS MEMORY GEN PURP REGS - DATA & ADDRESSES SPECIAL FUNCTION REGISTERS - SFR. CONFIG HW & PERIPHERALS COMMUNICATE WITH PERIPHEYUS MIPS ADDRESSING LW \$t1, 2\$ (\$t\$) 20,0 = 14,6 0×6F8\$ \$\$ \$\$ LW \$t1, 18 (\$t9) DXSFBO ON 12 1011 1111 1000 0000 0000 0001 0010 PIPELINE MIPS WB ١E 0 F $\times_{\mathcal{F}}$ MA WB) t OF £Χ MA DATA HAZANDS WB (EX NOT A PLUB LET OF (F MA with MIPS

PROBLEM

THIS (S & PROBLEM Lw (\$ to) 0x10 (\$ t 1) INSERT A OR AN INSTR NOT USING

CONTROL HAZARO -BMNCH DEWY

DELAY SLOT - INSTRUCTION FOLLOWING BRANCH

WNITING CODE

STACK OPERATIONS.

USE W

Sω

FUNCTIONS

Jal label

jr \$ra

MEMORY -

VIRTUAL ADARESSES FIXED MAP TRANSLATION PHYSICAL ADDRESSES - L FMT

CONFIGURING THE CLOCK

SYSCLK - 80 MHZ

PBCLK - 10 MHZ

USBCLK - PRECISE 48 MHZ

USE # PRAGMA CONFIG DINECTIVES FOR CLOCK

Pouts -

TRIS - INPUT OR OUTPUT

LAT - WRITE TO

PORT - PURD FROM

ODC - FOR OUTPUT DNLY

OFFSETS FROM SFR ADDRESS TO

