
Lab 1

The Register File and ALU

DAVID KIRBY

DUE: 5 MARCH 2020

Introduction

This lab was designed as a refresher on HDL development by describing the register file and Arithmetic Logic Unit (ALU) in VHDL. We were provided most of the code describing the register file and were tasked with filling in critical missing pieces to implement it. For the ALU we were challenged with creating a finite state machine used to determine the arithmetic operation based on two input operands. This highlights a key difference between the register file and the ALU - the register file is asynchronous while the ALU is combinational logic.

Deliverables

1. Emailed all VHDL source files with comments to adtargh@unm.edu.
2.
 - (a) *Two types of port maps can be used when instantiating a component in VHDL, namely positional and nominal. Describe the difference between these two port map styles. Which do you think would be preferred for processor design and why?*

In positional port mapping, signals are connected up in the order in which the ports were declared. In nominal port mapping, ports are explicitly referenced and order is not important. In processor design, I would imagine nominal port mapping would be preferred as executions are not always done sequentially.
 - (b) *How many flip-flops does our register file need when synthesized? How many flip-flops does our VHDL description of the register file imply?*

Our register file needs 32 flip-flops for each of the 31 inputs (not including the \$zero register) and therefore needs a total of 992 flip-flops.
 - (c) *Which VHDL simulator(s) have you used in the past.*

I have only ever used Xilinx Vivado simulation software.
 - (d) *What sources do you use as VHDL reference guides? Why?*

I use old VHDL files from previous classes as reference since, for this lab at least, most of the register file and ALU code was created, we only needed to create the state machine.

Source Code

RegisterFile.vhd

```
1  -----
2  -- This source file describes a 32x32 register file such
3  -- that the 0th register is always 0 and is not writeable
4  -----
5
6  library ieee;
7  use ieee.std_logic_1164.all;
8  use ieee.std_logic_unsigned.all;
9
10 -----
11
12 entity RegisterFile is
13
14 port( RdRegA:    in std_logic_vector( 4 downto 0);
15       RdRegB:    in std_logic_vector( 4 downto 0);
16       WrReg:     in std_logic_vector( 4 downto 0);
17       Clk:       in std_logic;
18       RegWrEn:   in std_logic;
19       WrData:    in std_logic_vector(31 downto 0);
20       RdDataA:   out std_logic_vector(31 downto 0);
21       RdDataB:   out std_logic_vector(31 downto 0)
22 );
23 end RegisterFile;
24
25 -----
26
27 architecture RegisterFile of RegisterFile is
28
29 -----
30 --create an array of 31 32-bit registers
31     type register_array is array (1 to 31) of
32         std_logic_vector (31 downto 0);
33     signal Registers: register_array;
34     -----
35
36 begin
37
38 -----
39 --describe the write functionality
40     process(Clk)--only do something if clock changes
41     begin
42         --on the rising edge of clock
43         if(Clk'event and Clk='1') then
44             --only write if enabled and not
45             --attempting to write to 0 reg
46             if(RegWrEn='1' and conv_integer(WrReg)/=0) then
47                 Registers(conv_integer(WrReg)) <= WrData;
48             end if;
49         end if;
50     end process;
```

```

51 -----
52 --describe the read functionality
53 process(RdRegA, Registers) begin
54     if(conv_integer(RdRegA)=0) then RdDataA <=
55         (others => '0'); --implements our $zero register
56     else
57         RdDataA <= Registers(conv_integer(RdRegA));
58     end if;
59 end process;
60
61 process(RdRegB, Registers) begin
62     if(conv_integer(RdRegB)=0) then RdDataB <=
63         (others => '0'); --implements our $zero register
64     else
65         RdDataB <= Registers(conv_integer(RdRegB));
66     end if;
67 end process;
68 end RegisterFile;
69 -----

```

ALU.vhd

```
1  -----
2  -- Arithmetic Logic Unit (ALU) takes at most two
3  -- 32-bit inputs and outputs one 32-bit result.
4  -- This is done via purely combinational logic.
5  -----
6
7  library ieee;
8  use ieee.std_logic_1164.all;
9  use ieee.std_logic_unsigned.all; --needed to describe
10 use ieee.std_logic_arith.all; --arithmetic on std_logic_vector
11 use ieee.numeric_std.all; --types. Treated as unsigned!
12 entity ALU is
13
14 port( AluCtrl: in std_logic_vector(3 downto 0);
15       AluInA, AluInB: in std_logic_vector(31 downto 0);
16       AluResult: out std_logic_vector(31 downto 0)--;
17       -- Equals: out std_logic          -- not needed yet
18 );
19 end ALU;
20
21 architecture ALU of ALU is
22
23 begin
24
25     process(AluInA, AluInB, AluCtrl)
26     begin
27         case AluCtrl is
28             -- Bitwise ands two registers and stores the result in a register
29             when b"0000" => --AND
30                 AluResult <= AluInA and AluInB;
31
32             -- Bitwise logical ors two registers and stores the result in a
33             -- register
34             when b"0001" => --OR
35                 AluResult <= AluInA or AluInB;
36
37             -- Shifts a register value left by the shift amount listed in the
38             -- instruction and places the result in a third register. Zeroes
39             -- are shifted in.
40             when b"0011" => --SLL
41                 AluResult <= to_stdlogicvector(to_bitvector(AluInB) sll conv_integer(AluInA));
42
43             -- Shifts a register value right by the shift amount (shamt) and
44             -- places the value in the destination register. Zeroes are
45             -- shifted in.
46             when b"0100" => --SRL
47                 AluResult <= to_stdlogicvector(to_bitvector(AluInB) srl conv_integer(AluInA));
48
49             -- Adds two registers and stores the result in a register
50             when b"1000" => --ADDU
51                 AluResult <= AluInA + AluInB;
52
53         end case;
54     end process;
55 end architecture;
```

```

53         -- Subtracts two registers and stores the result in a register
54     when b"1001" => --SUBU
55         AluResult <= AluInA - AluInB;
56
57         -- Exclusive ors two registers and stores the result in a register
58     when b"1010" => --XOR
59         AluResult <= AluInA xor AluInB;
60
61         -- If $s is less than $t, $d is set to one. It gets zero
62         -- otherwise.
63     when b"1011" => --SLTU
64         if (AluInA) < (AluInB) then
65             AluResult <= (0 => '1', others => '0');
66         else
67             AluResult <= (others => '0');
68         end if;
69
70         -- Nors two registers and stores the result in a register
71     when b"1100" => --NOR
72         AluResult <= AluInA nor AluInB;
73
74         -- Shifts a register value right by the shift amount (shamt) and
75         -- places the value in the destination register. The sign bit is
76         -- shifted in.
77     when b"1101" => --SRA
78         AluResult <= to_stdlogicvector(to_bitvector(AluInB) sra conv_integer(AluInA));
79
80         -- The immediate value is shifted left 16 bits and stored in the
81         -- register. The lower 16 bits are zeroes.
82     when b"1110" => --LUI
83         AluResult <= AluInB(15 downto 0) & x"0000";
84
85         -- Everything else
86     when others => -- others
87         AluResult <= (others => '-');
88     end case;
89 end process;
90 end ALU;

```
