## Lab 1

# The Register File and ALUDavid Kirby

Due: 5 March 2020

### Introduction

This lab was designed as a refresher on HDL development by describing the register file and Arithmetic Logic Unit (ALU) in VHDL. We were provided most of the code describing the register file and were tasked with filling in critical missing pieces to implement it. For the ALU we were challenged with creating a finite state machine used to determine the arithmetic operation based on two input operands. This highlights a key difference between the register file and the ALU - the register file is asynchronous while the ALU is combinational logic.

#### Deliverables

- 1. Emailed all VHDL source files with comments to adtargh@unm.edu.
- 2. (a) Two types of port maps can be used when instantiating a component in VHDL, namely positional and nominal. Describe the difference between these two port map styles. Which do you think would be preferred for processor design and why?
  - In positional port mapping, signals are connected up in the order in which the ports were declared. In nominal port mapping, ports are explicitly referenced and order is not important. In processor design, I would imagine nominal port mapping would be preferred as executions are not always done sequentially.
  - (b) How many flip-flops does our register file need when synthesized? How many flip-flops does our VHDL description of the register file imply?
    - Our register file needs 32 flip-flops for each of the 31 inputs (not including the \$zero register) and therefore needs a total of 992 flip-flops.
  - (c) Which VHDL simulator(s) have you used in the past.

    I have only ever used Xilinx Vivado simulation software.
  - (d) What sources do you use as VHDL reference guides? Why?

    I use old VHDL files from previous classes as reference since, for this lab at least, most of the register file and ALU code was created, we only needed to create the state machine.

#### Source Code

#### RegisterFile.vhd

```
-- This source file describes a 32x32 register file such
   -- that the Oth register is always O and is not writeable
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all;
10
   entity RegisterFile is
12
13
                    in std_logic_vector( 4 downto 0);
   port( RdRegA:
14
                   in std_logic_vector( 4 downto 0);
          RdRegB:
15
          WrReg:
                    in std_logic_vector( 4 downto 0);
16
          Clk:
                    in std_logic;
17
          RegWrEn: in std_logic;
                    in std_logic_vector(31 downto 0);
19
          RdDataA: out std_logic_vector(31 downto 0);
20
          RdDataB: out std_logic_vector(31 downto 0)
21
   );
   end RegisterFile;
23
25
   architecture RegisterFile of RegisterFile is
27
29
   --create an array of 31 32-bit registers
30
     type register_array is array (1 to 31) of
31
       std_logic_vector (31 downto 0);
32
     signal Registers: register_array;
33
34
35
   begin
36
37
38
   --describe the write functionality
39
     process(Clk)--only do something if clock changes
40
     begin
41
       --on the rising edge of clock
42
       if(Clk'event and Clk='1') then
          --only write if enabled and not
44
          --attempting to write to 0 reg
          if (RegWrEn='1' and conv_integer(WrReg)/=0) then
46
            Registers(conv_integer(WrReg)) <= WrData;</pre>
          end if;
48
       end if;
     end process;
50
```

```
51
   --describe the read functionality
52
      process(RdRegA, Registers) begin
53
        if(conv_integer(RdRegA)=0) then RdDataA <=</pre>
          (others => '0'); --implements our $zero register
55
        else
          RdDataA <= Registers(conv_integer(RdRegA));</pre>
57
        end if;
      end process;
59
60
      process(RdRegB, Registers) begin
61
        if(conv_integer(RdRegB)=0) then RdDataB <=</pre>
62
          (others => '0'); --implements our $zero register
63
64
          RdDataB <= Registers(conv_integer(RdRegB));</pre>
        end if;
66
      end process;
   end RegisterFile;
68
```

#### ALU.vhd

```
-- Arithmetic Logic Unit (ALU) takes at most two
   -- 32-bit inputs and outputs one 32-bit result.
   -- This is done via purely combinational logic.
   library ieee;
   use ieee.std_logic_1164.all;
   use ieee.std_logic_unsigned.all; --needed to describe
   use ieee.std_logic_arith.all; --arithmetic on std_logic_vector
10
   use ieee.numeric_std.all; --types. Treated as unsigned!
   entity ALU is
12
   port( AluCtrl: in std_logic_vector(3 downto 0);
14
         AluInA, AluInB: in std_logic_vector(31 downto 0);
15
         AluResult: out std_logic_vector(31 downto 0)--;
16
           Equals: out std_logic -- not needed yet
17
   );
18
   end ALU;
19
20
   architecture ALU of ALU is
21
22
   begin
23
24
     process(AluInA, AluInB, AluCtrl)
25
     begin
26
        case AluCtrl is
27
                  -- Bitwise ands two registers and stores the result in a register
              when b"0000" => --AND
29
                  AluResult <= AluInA and AluInB;
31
                  -- Bitwise logical ors two registers and stores the result in a
32
                  -- register
33
              when b"0001" => --OR
34
                  AluResult <= AluInA or AluInB;
35
36
                  -- Shifts a register value left by the shift amount listed in the
37
                  -- instruction and places the result in a third register. Zeroes
38
                  -- are shifted in.
39
              when b"0011" => --SLL
40
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) sll conv_integer(AluInA));</pre>
42
                  -- Shifts a register value right by the shift amount (shamt) and
43
                  -- places the value in the destination register. Zeroes are
44
                  -- shifted in.
              when b"0100" \Rightarrow --SRL
46
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) srl conv_integer(AluInA));
48
                  -- Adds two registers and stores the result in a register
49
              when b"1000" => --ADDU
50
                  AluResult <= AluInA + AluInB;
51
52
```

```
-- Subtracts two registers and stores the result in a register
53
              when b"1001" => --SUBU
54
                  AluResult <= AluInA - AluInB;
55
                  -- Exclusive ors two registers and stores the result in a register
57
              when b"1010" \Rightarrow --XOR
                  AluResult <= AluInA xor AluInB;
59
                  -- If $s is less than $t, $d is set to one. It gets zero
61
                  -- otherwise.
62
              when b"1011" => --SLTU
63
                  if (AluInA) < (AluInB) then
64
                      AluResult <= (0 => '1', others => '0');
65
                  else
66
                      AluResult <= (others => '0');
                  end if;
68
                  -- Nors two registers and stores the result in a register
70
              when b"1100" => --NOR
                  AluResult <= AluInA nor AluInB;
72
                  -- Shifts a register value right by the shift amount (shamt) and
74
                  -- places the value in the destination register. The sign bit is
                  -- shifted in.
76
              when b"1101" => --SRA
                  AluResult <= to_stdlogicvector(to_bitvector(AluInB) sra conv_integer(AluInA));</pre>
78
79
                  -- The immediate value is shifted left 16 bits and stored in the
80
                  -- register. The lower 16 bits are zeroes.
81
              when b"1110" => --LUI
82
                  AluResult <= AluInB(15 downto 0) & x"0000";
83
84
                  -- Everything else
85
              when others => -- others
                  AluResult <= (others => '-');
87
          end case;
88
     end process;
89
   end ALU;
```