
Inter-Integrated Circuit Interface (I2C or I²C)

Dr. Edward Nava ejnava@unm.edu



PIC Architecture

FIGURE 1-1: BLOCK DIAGRAM^(1,2)



I²C Interface

Characteristics

- Synchronous
- Half Duplex communication
- Uses a minimum of two signal wires, SDA and SCL
- Serial Transmission


I²C Interface

Features

- Can operate in either Master or Slave mode
- Supports 7 or 10 bit addresses in both Master and Slave modes
- Allows for bidirectional data transfers
- Can suspend and resume serial transfers using serial clock synchronization
- Supports multi-master operation detects bus collisions and arbitrates accordingly
- Provides support for address bit masking



I²C Block Diagram



I²C Communication

- With an I²C communication link, multiple devices can assert a signal on the shared data line, so coordination of the transmissions is required.
- Unlike SPI, which uses a hardware signal to select which slave device should receive and/or transmit a message, I²C requires that the address of the slave is transmitted on the data line as the first part of the communication.

I²C Communication Protocol


- The I²C bus must not be busy before any data can be sent over the bus.
- Both the SCL and SDA lines are high when the bus is not busy.
- A <u>start bit</u> is identified by a high to low transition of the SDA line while SCL is high.
- One bit of data is transferred during each clock pulse:
 - Data on the bus must be stable while the clock line is high.
 - Data can change while the clock line is low.
- Each transmission of 8 data bits is followed by an <u>acknowledgement</u> <u>cycle</u>.
- The ACK signal is identified by a device lowering the SDA line during the ACK clock pulse.



I²C Communication Protocol

- A master receiver must signal the <u>end of the data</u> to the transmitter by not lowering the SDA line during the ACK clock high pulse (*A Negative Acknowledgement* – NACK). Then the transmitter leaves the SCL line high so that the master can generate the Stop bit.
- The <u>Stop</u> bit is identified by a low to high transition of the SDA line while the SCL line is high.

I2C Waveform



PIC32 I2C Interfaces on MX7

- The PIC32 microcontroller has five I2C interfaces
- Four SPI interfaces are accessible on the MX-7 development board. I2C1 and I2C2 are accessible via daisy-chain connectors J7 and J8, respectively.
- On the MX-7 board, a serial EEPROM is connected to I2C2.
- To minimize conflicts, we will use I2C1.
- I2C3 and I2C4 signals are acessible via PMOD connectors JE and JF.



SPI SFRs

TABLE 19-1: I2C1THROUGH I2C5 REGISTER MAP (CONTINUED)

ssa	Register Name ⁽¹⁾	Bit Range		Bits															
Virtual Address (BF80_#)			31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5230	I2C5MSK	31:16	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	0000
3230	IZOSIVIOIX	15:0	_	MSK<9:0>									0000						
5240	I2C5BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_		_	_			1										0000
5250	I2C5TRN	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_				Transmit	Register				0000
5260	I2C5RCV	31:16			_	_		_	_		_	_	_		_	_	_		0000
		15:0			_	_		_	_			Receive Register 001							
5300	I2C1CON	31:16	_																0000
		15:0	ON		SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5310	I2C1STAT	31:16			_	_	_	_					_	_	_			_	0000
		15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5320	I2C1ADD	31:16			_	_	_	_	_	_	_	_		_	_	_	_	_	0000
		15:0		_	_	_	_	_					ADD	<9:0>					0000
5330	I2C1MSK	31:16	_	_	_	_	_	_	_	_	_	_			_	_	_	_	0000
5340	I2C1BRG	15:0	_		_	_	_	_					MSK						0000
		31:16	_	_	_	_	_	_	_	_									0000
	I2C1TRN	15:0	_	_	_	_		Baud Rate Generator Register									0000		
5350		31:16 15:0	_	_	_	_		_	_	_	_	_	_			_	_		0000
5360				_	_	_	_	_	_	_				Iransmi	Register				0000
	I2C1RCV	31:16 15:0	_	_	_	_	_	_	_	_		_	_		De eleter	_	_		0000
			_	_	_	_		_	_	_			Receive Register						0000
5400	12C2CON ⁽²⁾	31:16	_	_	-	-		-	-	-	-	-		-	-		-	-	0000
		15:0	ON	_	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5410	12C2STAT ⁽²⁾	31:16			_	_	_	-	-		-	-	- D/4	_	_	-	-	-	0000
	I2C2ADD ⁽²⁾	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5420		31:16			_	_	_	_	_	_	_	_			_	_	_	_	0000
	I2C2MSK ⁽²⁾	15:0	_	_	_	_	_	_				i	ADD	<9:0>		i			0000
5430		31:16 15:0	_					_		_		_	Mer	<u> </u>		_	_	_	0000
	I2C2BRG ⁽²⁾		_	_	_			_					IVION	\9.U <i>></i>					0000
5440		31:16 15:0								_		ud Pata Co	nerator Regi	tor		_			0000
5450	I2C2TRN ⁽²⁾	31:16						_	_		Da	uu Nate Gel	icialui negi		_	_			0000
		15:0						_				_	_	Transmit	Register	_	_	_	0000
5460	12C2RCV ⁽²⁾	31:16			_			_					_	Hansilli	rvegisiei				0000
		15:0						_				_	_	Receive	Register	_	_	_	0000
		10.0				_								I/C/CIVE	register				10000

Legend: x = unknown value on Reset; --- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table except I2CxRCV have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.



Usage Details

• When the master transmits a 7-bit address to a slave device, the seven address bits are shifted to the left one position. Then, the least significant bit is set to either 0 or 1 to indicate that data will be written to the slave or read from the slave, respectively.