


For Lab #1, we were tasked with implementing a *behavioral* if statement that takes three inputs (a,b,c) and uses a combination of logic gates such as AND, OR, and XOR statements to create an if-else example. Please see marked up RTL Analysis Schematic for corresponding logic gate descriptions.



In the Synthesized Design Schematic, all of the logic gates and multiplexers are condensed and represented by LUTs (lookup tables). This makes for a more organized, if less detailed, view of our behavioral VHDL code.

