

$$I_{D=0.5mA} \qquad V_{D=2V}$$

$$V_{D=1}V_{SS=5V} \qquad \lambda=0$$

$$V_{TN=1V} \qquad K_{m}' \frac{W}{L} = 1 mA |V|^{2}$$

Designing the circuit to obtain the repursed solves of Is Auna Vo 15 spirialent to selecting appropriate Jalus of RG, RS, and RD

Cusing St. asiston Focus. RD = 6.2 K-12

Assuming that the FET is in Deturbion:

RS:6 KA Using Ru 57 asista solves: Rs:62 KA

RG can be selected in the few 12-2 range to enfun that the circuito has a luga input impredence.

At this point we need to back-hack to colouble ID Vy Vus and Us.

We do that for 2 reasons: 1) Verify that by using 5% relieves

the actual solus of ID and ND dan't Significantly differ from the required solues;

Solify the essemblion that the FET operates in Solue how.

TD = \frac{VSS - V6S}{RS} \quad V6S = -VS = S - RS ID

\[
\text{ID} = \frac{1}{2} \text{kn'W} \left( \frac{V6S - 1}{2} \right)^2 = \frac{1}{2} \cdot \text{lm.} \left( \frac{V6S - 1}{2} \right)^2 \]

2 \[
\text{ID} = \left( 4 - 6.2 \text{ID} \right)^2 \r

VDS > VGS - VTJ THE SATURTION ASSUMPTION IS VERIFIED

 $R_{G}$  can be selected to be 1  $M\Omega$