




Puerta NAND



NMOS1 (6,7,8)
NMOS2 (3,4,5)



- (1) Fuente NMOS1 → Dr NMOS2
- (2) Dr PMOS1 → Dr PMOS2
- ↓
- (3) Dr NMOS1

Puerta NOR





Figura 7.3

