

## The SCRAM

- memory 16 x 8 bit "RAM"
- instruction OR data
- two more registers
  - AC accumulator 8-bit arithmetic
  - PC Program Counter 4-bit address of the next instruction

Instructions:


LDA address: load accumulator  
 $AC \leftarrow M[addr]$

JMP address: sets program counter  
 $PC \leftarrow address$

Address	Instruction	In Memory
0	LDA 4	0001 0100
1	ADD 5	0101 0101
2	STA 4	0011 0100
3	JMP 0	0111 0000
4	DAT 0	0000 0000
5	DAT 1	0000 0001


pseudo-instruction

Instruction Format



Build a circuit to make this run

- $x_5$ : read/write memory
- $x_4$ : load MAR
- $x_{10}$ : source for MAR
- $x_6$ : load MBR
- $x_7$ : source for MBR
- $x_2$ : load PC
- $x_{13}$ : PC++
- $x_1$ : load IR
- $x_6$ : timer control
- $x_{10}$ : load AC
- $x_{11}$ : source AC



### Fetch - Execute Cycle

- instruction Fetch
- $t_0$   $MAR \leftarrow PC$   
 $x_{10}=00, x_9=1$
  - $t_1$   $MBR \leftarrow MEM, PC \leftarrow PC+1$   
 $x_7=0, x_8=1, x_{13}=1$
  - $t_2$   $IR \leftarrow MBR$   
 $x_1=1$

### LDA instruction


- $t_1, t_3$ :  $MAR \leftarrow IR(10w)$   
 $x_{10}=01, x_9=1$




$q_1 + t_3: \text{MAR} \leftarrow \text{IR (low)}$   
 $x_{10}=01, x_9=1$



$q_1 + t_4: \text{MBR} \leftarrow \text{MEM}$   
 $x_7=0, x_6=1$



$q_1 + t_5: \text{AC} \leftarrow \text{MBR}$   
 $x_{11}=0, x_{10}=1$



ADD Instruction  $\text{AC} \leftarrow \text{AC} + \text{M}[x]$


$q_5 + t_3: \text{MAR} \leftarrow \text{IR (low)}$

$q_5 + t_4: \text{MBR} \leftarrow \text{MEM}$

$q_5 + t_5: \text{AD} \leftarrow \text{MBR}$   
 $x_9=1$




$q_5 + t_6: \text{RS} \leftarrow \text{AC} + \text{AD}$   
 $x_{15}=1$



$q_5 + t_7: \text{AC} \leftarrow \text{RS}$   
 $x_{11}=1, x_{10}=1$

JMP Instruction  $\text{PC} \leftarrow \text{IR (low)}$

$q_7 + t_3: \text{PC} \leftarrow \text{IR (low)}$   
 $x_3=1$



SUB ---

JMZ ---

$\cdot S \rightarrow \cdot Z \rightarrow \cdot \text{scram}$   
 $\text{next instruction} \quad \text{bits}$