Complete working simulation of both a single-cycle and pipelined CPU. Implements a subset of the MIPS instruction set.
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
pipelinedcpu
singlecyclecpu
README.txt

README.txt

David Colgan

A simplified MIPS CPU implementation.  Written in VHDL during my undergraduate Computer Architecture class.