# **MOSFET** - Power, **P-Channel, DPAK**

# -60 V, -12 A

This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low-voltage, highspeed switching applications in power supplies, converters, and power motor controls. These devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer an additional safety margin against unexpected voltage transients.

#### **Features**

- Avalanche Energy Specified
- I<sub>DSS</sub> and V<sub>DS(on)</sub> Specified at Elevated Temperature
- Designed for Low-Voltage, High-Speed Switching Applications and to Withstand High Energy in the Avalanche and Commutation Modes
- NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-60	Vdc
Gate-to-Source Voltage - Continuous - Non-repetitive (t <sub>p</sub> ≤ 10 ms)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 25	Vdc Vpk
Drain Current  - Continuous @ $T_a = 25^{\circ}C$ - Single Pulse ( $t_p \le 10 \text{ ms}$ )	I <sub>D</sub> I <sub>DM</sub>	-12 -18	Adc Apk
Total Power Dissipation @ T <sub>a</sub> = 25°C	$P_{D}$	55	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C
Single Pulse Drain-to-Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = 25$ Vdc, $V_{GS} = 10$ Vdc, Peak $I_L = 12$ Apk, $L = 3.0$ mH, $R_G = 25$ $\Omega$ )	E <sub>AS</sub>	216	mJ
Thermal Resistance  - Junction-to-Case  - Junction-to-Ambient (Note 1)  - Junction-to-Ambient (Note 2)	$egin{array}{c} R_{ heta JC} \ R_{ heta JA} \ R_{ heta JA} \end{array}$	2.73 71.4 100	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8 in. from case for 10 seconds	TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- When surface mounted to an FR4 board using 1 in pad size (Cu area =  $1.127 \text{ in}^2$ ).
- 2. When surface mounted to an FR4 board using the minimum recommended pad size (Cu area =  $0.412 \text{ in}^2$ ).



## ON Semiconductor®

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
-60 V	155 mΩ @ –10 V, 6 A	-12 A









STYLE 2

**IPAK** CASE 369D STYLE 2

#### MARKING DIAGRAMS **& PIN ASSIGNMENTS**





= Assembly Location\*

NT2955/NV2955 = Specific Device Code (DPAK) NT2955 = Specific Device Code (IPAK)

WW = Work Week G = Pb-Free Package

\* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

## **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)


	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = -0.25 mA) (Positive Temperature Coefficient)			-60 -	- 67	- -	Vdc mV/°C
Zero Gate Voltage Drain Current $(V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T $ $(V_{GS} = 0 \text{ Vdc}, V_{DS} = -60 \text{ Vdc}, T $		I <sub>DSS</sub>	- -	- -	-10 -100	μAdc
Gate-Body Leakage Current (V <sub>GS</sub>	s = ± 20 Vdc, V <sub>DS</sub> = 0 Vdc)	I <sub>GSS</sub>	-	-	-100	nAdc
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage (V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μAdc) (Negative Temperature Coefficie	ent)	V <sub>GS(th)</sub>	-2.0 -	-2.8 4.5	-4.0 -	Vdc mV/°C
Static Drain–Source On–State Reconstruction ( $V_{GS} = -10 \text{ Vdc}$ , $I_D = -6.0 \text{ Adc}$ )	sistance	R <sub>DS(on)</sub>	_	0.155	0.180	Ω
$\label{eq:Drain-to-Source On-Voltage}                                    $	T <sub>J</sub> = 150°C)	V <sub>DS(on)</sub>		-1.86 -	-2.6 -2.0	Vdc
Forward Transconductance (V <sub>DS</sub> =	= 10 Vdc, I <sub>D</sub> = 6.0 Adc)	gFS		8.0	-	Mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C <sub>iss</sub>	-	500	750	pF
Output Capacitance	(V <sub>DS</sub> = -25 Vdc, V <sub>GS</sub> = 0 Vdc, F = 1.0 MHz)	C <sub>oss</sub>	-	150	250	
Reverse Transfer Capacitance	,	C <sub>rss</sub>	-	50	100	
SWITCHING CHARACTERISTICS	(Notes 3 and 4)					
Turn-On Delay Time		t <sub>d(on)</sub>	-	10	20	ns
Rise Time	(V <sub>DD</sub> = −30 Vdc, I <sub>D</sub> = −12 A,	t <sub>r</sub>	-	45	85	
Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, R_G = 9.1 \Omega$	t <sub>d(off)</sub>	-	26	40	
Fall Time		t <sub>f</sub>	-	48	90	
Gate Charge		$Q_{T}$	-	15	30	nC
	$(V_{DS} = -48 \text{ Vdc}, V_{GS} = -10 \text{ Vdc}, I_{D} = -12 \text{ A})$	$Q_{GS}$	-	4.0	_	
	- ,	$Q_{GD}$	-	7.0	_	
DRAIN-SOURCE DIODE CHARA	CTERISTICS (Note 3)					
Diode Forward On–Voltage ( $I_S = 12$ Adc, $V_{GS} = 0$ V) ( $I_S = 12$ Adc, $V_{GS} = 0$ V, $T_J = 150$ °C)		V <sub>SD</sub>	_ _	-1.6 -1.3	-2.5 -	Vdc
Reverse Recovery Time		t <sub>rr</sub>	-	50		ns
$(I_S = 12 \text{ A}, dI_S/dt = 100 \text{ A}/\mu s, V_{GS} = 0 \text{ V})$		t <sub>a</sub>	-	40	-	
		t <sub>b</sub>	-	10	-	
Reverse Recovery Stored Charge		Q <sub>RR</sub>	-	0.10	-	μС

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Indicates Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

4. Switching characteristics are independent of operating junction temperature.


# TYPICAL PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



24  $T_J = -55^{\circ}C$ 22  $V_{DS} \ge -10 \text{ V}$ 125°C 20 18 16 14 12 10 0 | 3 8 9 10 -V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (VOLTS)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance versus Drain Current and Temperature

Figure 4. On-Resistance versus Drain Current and Gate Voltage








Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-To-Source Leakage **Current versus Voltage** 



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation






Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Diode Reverse Recovery Waveform




Figure 13. Thermal Response

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD2955G	DPAK (Pb-Free)	75 Units / Rail
NTD2955-1G	IPAK (Pb-Free)	75 Units / Rail
NTD2955T4G	DPAK (Pb-Free)	2500 / Tape & Reel
NVD2955T4G*	DPAK (Pb-Free)	2500 / Tape & Reel
SVD2955T4G*	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NVD and SVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

# **MECHANICAL CASE OUTLINE**





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
  ANSI V14 5M 1992
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
E	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
Z	0.155		3 93	

## MARKING DIAGRAMS

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

Discrete

XXXXX

ALYWW

XXXXXXXX

X

xxxxxxxxx = Device Code
A = Assembly Location
IL = Wafer Lot
Y = Year
WW = Work Week

DOCUMENT NUMBER: 98AON10528D Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	IPAK (DPAK INSERTION M	IOUNT)	PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

**DETAIL A** ROTATED 90° CW

STYLE 2:

STYLE 1:

# **DPAK (SINGLE GAUGE)** CASE 369C ISSUE F

**DATE 21 JUL 2015** 

- IOTES. 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES. 3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z.


  Jimensions b And E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  MENSIONS D AND E ARE DETERMINED AT THE
- OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM
- 7. OPTIONAL MOLD FEATURE.

	INCHES		MILLIM	ETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29	BSC
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	2.90 REF	
L2	0.020	BSC	0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

## **GENERIC MARKING DIAGRAM\***



XXXXXX = Device Code = Assembly Location Α

= Wafer Lot L Υ = Year WW = Work Week G = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking.

# SCALE 1:1 Α В L3 Ζ Ո DETAIL A NOTE 7 **BOTTOM VIEW** Cb2 е SIDE VIEW | $\oplus$ | 0.005 (0.13) lacktriangle C **TOP VIEW** Z Ħ L2 GAUGE C SEATING PLANE **BOTTOM VIEW** Α1 ALTERNATE CONSTRUCTIONS


PIN 1. BASE	PIN	1. GATE	PIN 1. ANODI	E PI	N 1. CATHODE	PIN 1. GATE
<ol><li>COLLE</li></ol>	CTOR :	2. DRAIN	2. CATHO	DDE	<ol><li>ANODE</li></ol>	2. ANODE
<ol><li>EMITTE</li></ol>	ER :	3. SOURCE	<ol><li>ANODI</li></ol>	<b></b>	<ol><li>GATE</li></ol>	<ol><li>CATHODE</li></ol>
<ol><li>COLLE</li></ol>	CTOR -	4. DRAIN	4. CATHO	DDE	4. ANODE	<ol><li>ANODE</li></ol>
STYLE 6:	STYLE 7:	STYLE	8:	STYLE 9:		STYLE 10:
PIN 1. MT1	PIN 1. GATE	PIN 1.	. N/C	PIN 1. AN	ODE	PIN 1. CATHODE
2. MT2	<ol><li>COLLE</li></ol>	CTOR 2	CATHODE	2. CA	THODE	<ol><li>ANODE</li></ol>
<ol><li>GATE</li></ol>	<ol><li>EMITT</li></ol>	ER 3.	ANODE	3. RE	SISTOR ADJUST	<ol><li>CATHODE</li></ol>
4. MT2	<ol><li>COLLE</li></ol>	CTOR 4	CATHODE	4. CA	THODE	<ol><li>ANODE</li></ol>

STYLE 4:

STYLE 5:

STYLE 3:

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolle	'
STATUS:	ON SEMICONDUCTOR STANDARD	accessed directly from the Document versions are uncontrolled except	, ,
NEW STANDARD:	REF TO JEDEC TO-252	"CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK SINGLE GAUGE SURFACE MOUNT		PAGE 1 OF 2



DOCUMENT	NUMBER:
98AON10527	7D

PAGE 2 OF 2

	<del>,</del>	
ISSUE	REVISION	DATE
0	RELEASED FOR PRODUCTION. REQ. BY L. GAN	24 SEP 2001
Α	ADDED STYLE 8. REQ. BY S. ALLEN.	06 AUG 2008
В	ADDED STYLE 9. REQ. BY D. WARNER.	16 JAN 2009
С	ADDED STYLE 10. REQ. BY S. ALLEN.	09 JUN 2009
D	RELABELED DRAWING TO JEDEC STANDARDS. ADDED SIDE VIEW DETAIL A. CORRECTED MARKING INFORMATION. REQ. BY D. TRUHITTE.	29 JUN 2010
E	ADDED ALTERNATE CONSTRUCTION BOTTOM VIEW. MODIFIED DIMENSIONS b2 AND L1. CORRECTED MARKING DIAGRAM FOR DISCRETE. REQ. BY I. CAMBALIZA.	06 FEB 2014
F	ADDED SECOND ALTERNATE CONSTRUCTION BOTTOM VIEW. REQ. BY K. MUSTAFA.	21 JUL 2015

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ON Semiconductor and the are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor and see no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: a Phone: 00421 33 790 2910

Phone: 011 421 33 790 2910 For additional information, please contact your local Sales Representative