

200-mA, Low-I_O, Low-Noise, Low-Dropout Regulator for Portable Devices


FEATURES

- Very Low Dropout: 250 mV at 150 mA
- 0.5% Typical Accuracy
- 1.5% Accuracy over Temperature
- Low Io: 25 µA
- **Fixed-Output Voltage Combinations Possible** from 0.85 V to 5.0 V⁽¹⁾
- **High PSRR:**
 - 70 dB at 100 Hz
 - 50 dB at 1 MHz
- Stable with Effective Capacitance of 0.1 µF⁽²⁾
- **Thermal Shutdown and Overcurrent Protection**
- Package: 1-mm × 1-mm DFN (SON)
- See Package Option Addendum at end of this document for complete list of available voltage options.
- See Input and Output Capacitor Requirements in the Application Information section for more details.

APPLICATIONS

- Wireless Handsets, Smart Phones, and PDAs
- MP3 Players and Other Handheld Devices
- WLAN and Other PC Add-On Cards

TLV707 Series DQN PACKAGE $1\text{-mm} \times 1\text{-mm}$ DFN-4 (TOP VIEW)




DESCRIPTION

The TLV707 series (TLV707xx and TLV707xxP) of low-dropout linear regulators (LDOs) are low quiescent current devices with excellent line and load transient performance, and are designed for powersensitive applications. These devices provide a typical accuracy of 0.5%. All versions have thermal shutdown and overcurrent protection for safety. Furthermore, these devices are stable with an effective output capacitance of only 0.1 µF. This feature enables the use of cost-effective capacitors that have higher bias voltages and temperature derating. These devices also regulate to the specified accuracy with no output load.

The TLV707xxP also provides an active pull-down circuit to quickly discharge the outputs.

The TLV707 series are available in a 1-mm x 1-mm DFN (SON) package that makes them ideal for handheld applications.

Typical Application Circuit (Fixed Voltage Versions)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

PRODUCT	V _{OUT} ⁽²⁾
TLV707 xx(x)<i>Pyyyz</i>	XX(X) is the nominal output voltage. For output voltages with a resolution of 100mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 18 = 1.8V, 285 = 2.85V).
	P is optional; devices with P have an LDO regulator with an active output discharge.
	YYY is the package designator.
	Z is package quantity. Use R for reel (3000 pieces), and T for tape (250 pieces).

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.
- (2) Output voltages from 0.85 V to 5.0 V in 50-mV increments are available. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

	·	VALUE	VALUE		
		MIN	MAX	UNIT	
	IN	-0.3	+6.0	V	
Voltage ⁽²⁾	EN	-0.3	+6.0	V	
	OUT	-0.3	+6.0	V	
Current (source)	OUT	Interi	nally limited	d	
Output short-circuit duration		Ir	ndefinite		
Tomporatura	Operating junction, T _J	-55	+150	°C	
Temperature	Storage, T _{stg}	-55	+150	°C	
Electrostatic Discharge	Human body model (HBM) QSS 009-105 (JESD22-A114A)		2	kV	
Electrostatic Discharge Ratings ⁽³⁾	Charged device model (CDM) QSS 009-147 (JESD22-C101B.01)		500	V	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

(2) All voltages are with respect to network ground terminal.

THERMAL INFORMATION

		TLV707xx, TLV707xxP	
	THERMAL METRIC ⁽¹⁾	DQN (DFN)	UNITS
		4 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	249.9	
θ_{JCtop}	Junction-to-case (top) thermal resistance	N/A	
θ_{JB}	Junction-to-board thermal resistance	N/A	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	6.0	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	N/A	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953A.

DISSIPATION RATINGS

PACKAGE	$R_{\theta JA}$	T _A < +25°C	T _A = +70°C	T _A = +85°C
DQN	249.9°C/W	400 mW	220 mW	160 mW
DCK	354.4°C/W	282 mW	155.2 mW	112.9 mW

⁽³⁾ ESD testing is performed according to the respective JESD22 JEDEC standard.

www.ti.com

ELECTRICAL CHARACTERISTICS

At $V_{IN} = V_{OUT(TYP)} + 0.5V$ or 2.0 V (whichever is greater); $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 0.47$ μF , and $T_A = -40^{\circ}C$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.

					TL\			
	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range						5.5	V
Vo	Output voltage range				0.85		5.0	V
\ <i>I</i>	DCtt	T _A = +25°C				0.5		%
V_{OUT}	DC output accuracy	V _{OUT} ≥ 0.85 \	$V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		-1.5		+1.5	%
$\Delta V_{O}/\Delta V_{IN}$	Line regulation					1	5	mV
$\Delta V_O/\Delta I_{OUT}$	Load regulation	0 mA ≤ I _{OUT} ≤	≤ 150 mA			10	20	mV
			201/41/4241/	$I_{OUT} = 30 \text{ mA}$		65		mV
			2.0 V < V _{OUT} ≤ 2.4 V	I _{OUT} = 150 mA		325	360	mV
			2.41/ .1/ < 2.01/	I _{OUT} = 30 mA		50		mV
\/	Dropout voltage	$V_{IN} = 0.98 x$	2.4 V < V _{OUT} ≤ 2.8 V	I _{OUT} = 150 mA		250	300	mV
V_{DO}		V _{OUT(NOM)}	2.8 V < V _{OUT} ≤ 3.3 V	I _{OUT} = 30 mA		45		mV
				I _{OUT} = 150 mA		220	270	mV
			0.01/ 1/ 15.01/	I _{OUT} = 30 mA		40		mV
			3.3 V < V _{OUT} ≤ 5.0 V	I _{OUT} = 150 mA		200	250	mV
I _{CL}	Output current limit	V _{OUT} = 0.9 ×	V _{OUT(NOM)}		240	300	450	mA
I _{GND}	Ground pin current	I _{OUT} = 0 mA				25	50	μA
I _{SHUTDOWN}	Shutdown current	$V_{EN} \le 0.4 \text{ V}, 2$	2.0 V ≤ V _{IN} ≤ 4.5 V			1		μΑ
				f = 100 Hz		70		dB
PSRR	Power-supply rejection ratio	$V_{IN} = 3.3 \text{ V}, \text{ V}$ $I_{OUT} = 30 \text{ mA}$	$V_{IN} = 3.3 \text{ V}, V_{OUT} = 2.8 \text{ V},$ f = 10 kHz					dB
	ratio	1001 = 00 1111	•		50		dB	
V_N	Output noise voltage	BW = 100 Hz I _{OUT} = 10 mA	to 100 kHz, $V_{IN} = 2.3 \text{ V}_{IN}$, V _{OUT} = 1.8 V,		45		μV_{RMS}
t _{STR}	Startup time ⁽¹⁾	C _{OUT} = 1.0 μI	F, I _{OUT} = 150 mA			100		μs
V _{EN(HI)}	EN pin high (enabled)				0.9		V_{IN}	V
V _{EN(LO)}	EN pin low (disabled)				0		0.4	V
I _{EN}	EN pin current	V _{EN} = 5.5 V				0.01		μA
UVLO	Undervoltage lockout	V _{IN} rising				1.9		V
R _{PULLDOWN}	Pull-down resistance (TLV707xxP only)					120		Ω
TJ	Operating junction temperature				-40		+125	°C

⁽¹⁾ Startup time = time from EN assertion to 0.98 \times V_{OUT(NOM)}.



FUNCTIONAL BLOCK DIAGRAMS




Figure 1. TLV707xx Block Diagram





Figure 2. TLV707xxP Block Diagram



PIN CONFIGURATIONS

DQN PACKAGE DFN-4 (TOP VIEW)



PIN DESCRIPTIONS

Р	IN	
NAME	NO.	DESCRIPTION
OUT	1	Regulated output voltage pin. A small 1µF ceramic capacitor is needed from this pin to ground to assure stability. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.
GND	2	Ground pin
EN	3	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode For TLV707xxP, output voltage is discharged through an internal 120-Ω resistor when device is shut down.
IN	4	Input pin. A small 1µF ceramic capacitor is recommended from this pin to ground for good transient performance. See <i>Input and Output Capacitor Requirements</i> in the <i>Application Information</i> section for more details.
NC	_	No connection. This pin can be tied to ground to improve thermal dissipation.



TYPICAL CHARACTERISTICS

At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μF , and $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.





Figure 8.



At V_{IN} = $V_{OUT(TYP)}$ + 0.5 V or 2.0 V (whichever is greater); I_{OUT} = 10 mA, V_{EN} = V_{IN} , C_{OUT} = 1 μ F, and T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.






Figure 9.

LINE REGULATION




Figure 11.

1.3




Figure 12.

OUTPUT VOLTAGE vs TEMPERATURE




Figure 13.





Figure 14.



At $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater); $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, and $T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.








Figure 16.




Figure 17.





Figure 18.

GROUND PIN CURRENT vs INPUT VOLTAGE



35 V_{OUT} = 2.8 V I_{OUT} = 0 mA 30 Ground Pin Current (µA) 25 20 15 10 +85°C 5 +25°C -40°C 0 3.1 3.7 4.3 Input Voltage (V) Figure 20.

Submit Documentation Feedback



At $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater); $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, and $T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.




Figure 21.




Figure 22.




Figure 23.





Figure 24.

GROUND PIN CURRENT vs OUTPUT CURRENT



1200 $V_{OUT} = 2.8 V$ 1000 Ground Pin Current (µA) 800 600 400 +85°C 200 +25°C -40°C 0 0 20 40 100 120 140 160 180 200 Output Current (mA)

Figure 26.



At $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater); $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, and $T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.




Figure 27.




Figure 28.







Figure 29.

CURRENT LIMIT vs INPUT VOLTAGE







Input Voltage (V) Figure 31.

4.5

450

425

400

375 350

325

300

275


250

2.5

Current Limit (mA)



At $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater); $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, and $T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.









Figure 34.





POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY





Figure 36.

POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE



POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE





Figure 38.



At $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.0 V (whichever is greater); $I_{OUT} = 10 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \text{ }\mu\text{F}$, and $T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$.



POWER-SUPPLY RIPPLE REJECTION vs INPUT VOLTAGE





Figure 40.





LOAD TRANSIENT RESPONSE





Figure 41.

Figure 42.



LOAD TRANSIENT RESPONSE

100 mA
50 mA
100 T
Vout
Vout = 2.8 V

Figure 44.



At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μF , and $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.





Figure 45.



LOAD TRANSIENT RESPONSE

Figure 46.




Figure 47.





Figure 48.






Figure 50.



At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μF , and $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.





Figure 51.



LINE TRANSIENT RESPONSE

Figure 52.




Figure 53.





Figure 54.








Figure 56.



At $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.0 V (whichever is greater); $I_{OUT} = 10$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 1$ μF , and $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at $T_A = +25$ °C.




Figure 57.




Figure 58.



APPLICATION INFORMATION

GENERAL DESCRIPTION

The TLV707 series (TLV707xx and TLV707xxP) belongs to a new family of next-generation value low-dropout regulators (LDOs). These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise and very good PSRR with little ($V_{\text{IN}} - V_{\text{OUT}}$) headroom, make this family of devices ideal for portable RF applications.

This family of regulators offers current limit and themal protection. The operating junction temperature of these devices is -40°C to +125°C.

INPUT AND OUTPUT CAPACITOR REQUIREMENTS

Generally, 1.0-µF X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

However, the TLV707 is designed to be stable with an effective capacitance of 0.1 µF or larger at the output. Thus, the device is stable with capacitors of other dielectric types as well, as long as the effective capacitance under operating bias voltage and temperature is greater than 0.1 μF . This effective capacitance refers to the capacitance that the LDO sees under operating bias voltage and temperature conditions; that is, the capacitance after taking both temperature voltage and derating consideration. In addition to allowing the use of cheaper dielectrics, this capability of being stable with 0.1-µF effective capacitance also enables the use of smaller footprint capacitors that have higher derating in size- and space-constrained applications.

NOTE: Using a 0.1- μ F rated capacitor at the output of the LDO does not ensure stability because the effective capacitance under the specified operating conditions would be less than 0.1 μ F. Maximum ESR should be less than 200 m Ω .

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μ F to 1.0- μ F, low ESR capacitor across the IN pin and GND pin of the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located close to the power source. If source impedance is more than 2- Ω , a 0.1- μ F input capacitor may be necessary to ensure stability.

BOARD LAYOUT RECOMMENDATIONS TO

IMPROVE PSRR AND NOISE PERFORMANCE

Input and output capacitors should be placed as close to the device pins as possible. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and $V_{\text{OUT}},$ with the ground plane connected only at the GND pin of the device. In addition, the ground connection for the output capacitor should be connected directly to the GND pin of the device. High ESR capacitors may degrade PSRR performance.

INTERNAL CURRENT LIMIT

The TLV707 internal current limit helps to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of the output voltage. In such a case, the output voltage is not regulated, and is $V_{OUT} = I_{LIMIT} \times R_{LOAD}$. The PMOS pass transistor dissipates $(V_{IN} - V_{OUT}) \times I_{LIMIT}$ until thermal shutdown is triggered and the device turns off. As the device cools, it is turned on by the internal thermal shutdown circuit. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The PMOS pass element in the TLV707 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

SHUTDOWN

The enable pin (EN) is active high. The device is enabled when voltage at the EN pin goes above 0.9 V. This relatively lower voltage value required to turn on the LDO can also be used to power the device when it is connected to a GPIO of a newer processor, where the GPIO Logic 1 voltage level is lower than that of traditional microcontrollers. The device is turned off when the EN pin is held at less than 0.4 V. When shutdown capability is not required, EN can be connected to the IN pin.

The TLV707xxP version has internal active pull-down circuitry that discharges the output with a time constant of:

$$\tau = \frac{(120 \bullet R_L)}{(120 + R_L)} \bullet C_{OUT}$$

where:

- R_L = Load resistance
- $C_{OUT} = Output capacitor$ (1)

www.ti.com

DROPOUT VOLTAGE

The TLV707 uses a PMOS pass transistor to achieve low dropout. When $(V_{\text{IN}}-V_{\text{OUT}})$ is less than the dropout voltage $(V_{\text{DO}}),$ the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{\text{DS}(\text{ON})}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device behaves as a resistor in dropout.

As with any linear regulator, PSRR and transient response are degraded as $(V_{\text{IN}}-V_{\text{OUT}})$ approaches dropout. This effect is shown in Figure 14 in the Typical Characteristics section.

TRANSIENT RESPONSE

As with any regulator, increasing the size of the output capacitor reduces over-/undershoot magnitude but increases the duration of the transient response.

UNDERVOLTAGE LOCKOUT (UVLO)

The TLV707 uses an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly.

THERMAL INFORMATION

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum.

To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of the particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TLV707 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TLV707 into thermal shutdown degrades device reliability.

POWER DISSIPATION

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed circuit board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air.

Performance data for JEDEC low- and high-K boards are given in the Dissipation Ratings. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current and the voltage drop across the output pass element, as shown in Equation 2.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

PACKAGE MOUNTING

Solder pad footprint recommendations for the TLV707 are available from the Texas Instruments web site at www.ti.com. The recommended land pattern for the DQN (DFN-4) package is shown towards the end of this data sheet.



REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2011) to Revision C	Page
Changed voltage range in fifth Features bullet	1
Changed front page pin out drawing	1
Changed voltage range in footnote 2 of Ordering Information table	2
• Changed Output voltage range parameter minimum specification in Electrical Charac	teristics table3
Changed DC output accuracy parameter test conditions in Electrical Characteristics t	able 3
Changes from Revision A (August 2011) to Revision B	Page
Deleted reference to DCK package from Features	1
Deleted DCK package pinout drawing	1
Deleted DCK package from Thermal Information table	2
Deleted DCK package pinout drawing	5
Deleted column for DCK package from Pin Descriptions table	5
Deleted reference to DCK package from Package Mounting section.	
Changes from Original (February 2011) to Revision A	Page
Added footnote to Features to show available voltage options	1
Added preview banner over DCK pinout drawing	1
Added preview banner over DCK pinout drawing	5
Deleted two manually-inserted land pattern drawings	





4-Jul-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
TLV707085DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВҮ	Sample
TLV707085DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВҮ	Sample
TLV70710DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BB	Sample
TLV70710DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВВ	Sample
TLV70710PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BC	Sample
TLV70710PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВС	Sample
TLV707115DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B3	Sample
TLV707115DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B3	Sample
TLV70712PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WJ	Sample
TLV70712PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WJ	Sample
TLV70715PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WI	Sample
TLV70715PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	WI	Sample
TLV707185DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZN	Sample
TLV707185DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZN	Sample
TLV707185PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B1	Sample
TLV707185PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B1	Sample
TLV70718DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZC	Sample



www.ti.com

4-Jul-2013

Orderable Device	Status	Package Type	-	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TLV70718DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZC	Samples
TLV70718PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB	Samples
TLV70718PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SB	Samples
TLV70719PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZM	Samples
TLV70719PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZM	Samples
TLV70725DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВМ	Samples
TLV70725DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ВМ	Samples
TLV70725PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	АТ	Samples
TLV70725PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	АТ	Samples
TLV70726DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RF	Samples
TLV70726DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RF	Samples
TLV70726PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SC	Samples
TLV70726PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SC	Samples
TLV707285DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RZ	Samples
TLV707285DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	RZ	Samples
TLV707285PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	XE	Samples
TLV707285PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	XE	Samples
TLV70728PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD	Samples





www.ti.com

4-Jul-2013

Orderable Device	Status	Package Type	-	Pins	U	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TLV70728PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD	Samples
TLV70729DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BF	Samples
TLV70729DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BF	Samples
TLV70729PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BG	Samples
TLV70729PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BG	Samples
TLV70730DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HJ	Samples
TLV70730DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HJ	Samples
TLV70730PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SE	Samples
TLV70730PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	SE	Samples
TLV70731DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DI	Samples
TLV70731DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DI	Samples
TLV70732DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C8	Samples
TLV70732DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	C8	Samples
TLV70733DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YH	Samples
TLV70733DQNR1	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BN	Samples
TLV70733DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	YH	Samples
TLV70733PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TI	Samples
TLV70733PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TI	Samples





www.ti.com 4-Jul-2013

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TLV70734DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQ	Samples
TLV70734DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AQ	Samples
TLV70734PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AP	Samples
TLV70734PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AP	Samples
TLV70736DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC	Samples
TLV70736DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CC	Samples
TLV70736PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZO	Samples
TLV70736PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZO	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

4-Jul-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com 19-Nov-2013

TAPE AND REEL INFORMATION



TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV707085DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707085DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70710PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707115DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70712PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70712PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70712PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70712PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV70715PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70715PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70715PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70715PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707185PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70718PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70719PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70719PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70719PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70719PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70725PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70726PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV707285PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV707285PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70728PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70728PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70728PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70729PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70730PDQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70731DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70731DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70732DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70732DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733DQNR1	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	2.0	8.0	Q1
TLV70733DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70733PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70734PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736DQNR	X2SON	DQN	4	3000	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736DQNT	X2SON	DQN	4	250	180.0	8.4	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV70736PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2





*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV707085DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707085DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70710DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70710DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70710DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70710DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70710PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70710PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70710PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70710PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707115DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707115DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707115DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707115DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70712PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70712PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70712PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70712PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70715PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV70715PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70715PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70715PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707185DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707185DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707185DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707185DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707185PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707185PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707185PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707185PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70718DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70718DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70718DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70718DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70718PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70718PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70718PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70718PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70719PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70719PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70719PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70719PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70725DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70725DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70725PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70725PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70725PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70725PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70726DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70726DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70726DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70726DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70726PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70726PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70726PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70726PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707285DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707285DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707285DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV707285DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV707285PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV707285PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV707285PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV707285PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70728PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70728PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70728PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70729DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70729DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70729DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70729DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70729PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70729PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70729PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70729PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70730DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70730DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70730DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70730DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70730PDQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70730PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70730PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70730PDQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70731DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70731DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70732DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70732DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70733DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70733DQNR1	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70733DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70733PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70733PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70734DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70734DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70734DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70734DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70734PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70734PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70736DQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70736DQNR	X2SON	DQN	4	3000	202.0	201.0	28.0
TLV70736DQNT	X2SON	DQN	4	250	202.0	201.0	28.0
TLV70736DQNT	X2SON	DQN	4	250	180.0	180.0	30.0
TLV70736PDQNR	X2SON	DQN	4	3000	180.0	180.0	30.0
TLV70736PDQNT	X2SON	DQN	4	250	180.0	180.0	30.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.




PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210393-2/E 04/12

NOTE: All linear dimensions are in millimeters



PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.




PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210393-3/E 04/12

NOTE: All linear dimensions are in millimeters



PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.

Texas Instruments

http://www.ti.com

This file is the datasheet for the following electronic components:

TLV70732 - http://www.ti.com/product/tlv70732?HQS=TI-null-null-dscatalog-df-pf-null-wwe