



THE PROCESSOR MIPS MULTYCYCLE



Prof. Sebastian Eslava

Multicycle MIPS Processor

- Single-cycle microarchitecture:
 - + simple
 - cycle time limited by longest instruction (1_w)
 - two adders/ALUs and two memories
- Multicycle microarchitecture:
 - + higher clock speed
 - + simpler instructions run faster
 - + reuse expensive hardware on multiple cycles
 - sequencing overhead paid many times
- Same design steps: datapath & control


Clocking Methodology

- Combinational logic transforms data during clock cycles
 - Between clock edges
 - Input from state elements, output to state element
 - Longest delay determines clock period




Multicycle State Elements

- Replace Instruction and Data memories with a single unified memory
 - More realistic




Multicycle Datapath: instruction fetch


- First consider executing lw
- **STEP 1:** Fetch instruction




Multicycle Datapath: 1_w register read




Multicycle Datapath: 1_w immediate




Multicycle Datapath: 1_w address




Multicycle Datapath: 1_w memory read



Multicycle Datapath: 1_w write register




Multicycle Datapath: increment PC




Multicycle Datapath: sw

- Write data in rt to memory



Multicycle Datapath: R-type Instructions


- Read from `rs` and `rt`
- Write *ALUResult* to register file
- Write to `rd` (instead of `rt`)




Multicycle Datapath: beq


- Determine whether values in `rs` and `rt` are equal
- Calculate branch target address:

$$\text{BTA} = (\text{sign-extended immediate} \ll 2) + (\text{PC} + 4)$$







Control Unit




Main Controller FSM: Fetch





et


lorD = 0
 AluSrcA = 0
 ALUSrcB = 01
 ALUOp = 00
 PCSrc = 0
 IRWrite
 PCWrite




Main Controller FSM: Decode









Main Controller FSM: lw




Main Controller FSM: SW




Main Controller FSM: R-Type




Main Controller FSM: beq




Complete Multicycle Controller FSM




Main Controller FSM: addi




Main Controller FSM: addi




Extended Functionality: j



Control FSM: j



Control FSM: j



Multicycle Performance


- Instructions take different number of cycles:
 - 3 cycles: `beq, j`
 - 4 cycles: `R-Type, sw, addi`
 - 5 cycles: `lw`
- CPI is weighted average
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 11% branches
 - 2% jumps
 - 52% R-type

$$\text{Average CPI} = (0.11 + 0.02)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12$$

Multicycle Performance

- Multicycle critical path:

$$T_c = t_{pcq} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup}$$



Multicycle Performance Example

| Element | Parameter | Delay (ps) |
|---------------------|---------------|------------|
| Register clock-to-Q | t_{pcq_PC} | 30 |
| Register setup | t_{setup} | 20 |
| Multiplexer | t_{mux} | 25 |
| ALU | t_{ALU} | 200 |
| Memory read | t_{mem} | 250 |
| Register file read | t_{RFread} | 150 |
| Register file setup | $t_{RFsetup}$ | 20 |

$$\begin{aligned}T_c &= t_{pcq_PC} + t_{mux} + \max(t_{ALU} + t_{mux}, t_{mem}) + t_{setup} \\&= t_{pcq_PC} + t_{mux} + t_{mem} + t_{setup} \\&= [30 + 25 + 250 + 20] \text{ ps} \\&= 325 \text{ ps}\end{aligned}$$

Multicycle Performance Example

- For a program with 100 billion instructions executing on a multicycle MIPS processor
 - $\text{CPI} = 4.12$
 - $T_c = 325 \text{ ps}$

$$\begin{aligned}\text{Execution Time} &= (\# \text{ instructions}) \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(4.12)(325 \times 10^{-12}) \\ &= 133.9 \text{ seconds}\end{aligned}$$

- This is **slower** than the single-cycle processor (92.5 seconds). Why?


Multicycle Performance Example

- For a program with 100 billion instructions executing on a multicycle MIPS processor
 - $\text{CPI} = 4.12$
 - $T_c = 325 \text{ ps}$

$$\begin{aligned}\text{Execution Time} &= (\# \text{ instructions}) \times \text{CPI} \times T_c \\ &= (100 \times 10^9)(4.12)(325 \times 10^{-12}) \\ &= 133.9 \text{ seconds}\end{aligned}$$

- This is **slower** than the single-cycle processor (92.5 seconds). Why?
 - Not all steps the same length
 - Sequencing overhead for each step ($t_{pcq} + t_{\text{setup}} = 50 \text{ ps}$)

Review: Single-Cycle MIPS Processor



Review: Multicycle MIPS Processor

