THE PROCESSOR

Prof. Sebastian Eslava Ph.D.

Introduction

- CPU performance factors
 - Instruction count
 - Determined by ISA and compiler
 - CPI and Cycle time
 - Determined by CPU hardware
- We will examine two MIPS implementations
 - A simplified version (Single-cycle and multi-cycle)
 - A more realistic pipelined version
- Simple subset, shows most aspects
 - Memory reference: 1w, sw
 - · Arithmetic/logical: add, sub, and, or, slt
 - Control transfer: beq, j


Instruction Execution

- PC → instruction memory, fetch instruction
- Register numbers → register file, read registers
- Depending on instruction class
 - Use ALU to calculate
 - Arithmetic result
 - Memory address for load/store
 - Branch target address
 - Access data memory for load/store
 - PC ← target address or PC + 4

Building a Datapath


- Datapath
 - Elements that process data and addresses in the CPU
 - Registers, ALUs, mux's, memories, ...
- We will build a MIPS datapath incrementally
 - Refining the overview design

Instruction Fetch




R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result



Load/Store Instructions

- Read register operands
- Calculate address using 16-bit offset
 - Use ALU, but sign-extend offset
- Load: Read memory and update register
- Store: Write register value to memory




a. Data memory unit

b. Sign extension unit

Branch Instructions


- Read register operands
- Compare operands
 - Use ALU, subtract and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
 - Add to PC + 4
 - Already calculated by instruction fetch

Branch Instructions




Single-Cycle MIPS Processor


- Each instruction executes in a single cycle
- Components:
 - Datapath
 - Control



Single-Cycle Datapath: 1w fetch


- First consider executing lw
- STEP 1: Fetch instruction






Single-Cycle Datapath: Iw register read


• STEP 2: Read source operands from register file






Single-Cycle Datapath: lw immediate


• STEP 3: Sign-extend the immediate






Single-Cycle Datapath: lw address

• STEP 4: Compute the memory address




Single-Cycle Datapath: Iw memory read

• STEP 5: Read data from memory and write it back to register file




Single-Cycle Datapath: lw PC increment

STEP 6: Determine the address of the next instruction




Single-Cycle Datapath: sw

Write data in rt to memory



Single-Cycle Datapath: R-type instructions


- Read from rs and rt
- Write ALUResult to register file
- Write to rd (instead of rt)




Single-Cycle Datapath: beq

- Determine whether values in rs and rt are equal
- Calculate branch target address:


BTA = (sign-extended immediate << 2) + (PC+4)




Complete Single-Cycle Processor



Control Unit



Review: ALU



F _{2:0}	Function
000	A & B
001	AIB
010	A + B
011	not used
100	A & ~B
101	A I ~B
110	A - B
111	SLT


Control Unit: ALU Decoder

ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at Funct
11	Not Used


ALUOp _{1:0}	Funct	ALUControl _{2:0}
00	X	010 (Add)
X1	X	110 (Subtract)
1X	100000 (add)	010 (Add)
1X	100010 (sub)	110 (Subtract)
1X	100100 (and)	000 (And)
1X	100101 (or)	001 (Or)
1X	101010(slt)	111 (SLT)

Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01




Single-Cycle Datapath Example: or



Extended Functionality: addi


No change to datapath



Control Unit: addi

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}
R-type	000000	1	1	0	0	0	0	10
lw	100011	1	0	1	0	0	1	00
SW	101011	0	X	1	0	1	X	00
beq	000100	0	X	0	1	0	X	01
addi	001000	1	0	1	0	0	0	00

Extended Functionality: j



Control Unit: Main Decoder

Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump
R-type	000000	1	1	0	0	0	0	10	0
lw	100011	1	0	1	0	0	1	00	0
SW	101011	0	X	1	0	1	X	00	0
beq	000100	0	X	0	1	0	X	01	0
j	000010	0	X	X	X	0	X	XX	1

Review: Processor Performance


```
Program Execution Time

= (#
instructions)(cycles/instruction)(seconds/cycle)

= # instructions x CPI x T<sub>C</sub>
```

Single-Cycle Performance

• T_C is limited by the critical path (lw)



Single-Cycle Performance

• Single-cycle critical path:

$$T_c = t_{pcq_PC} + t_{\text{mem}} + \max(t_{RF\text{read}}, t_{sext} + t_{\text{mux}}) + t_{\text{ALU}} + t_{\text{mem}} + t_{\text{mux}} + t_{RF\text{setup}}$$

- In most implementations, limiting paths are:
 - memory, ALU, register file.
 - $T_c = t_{pcq_PC} + 2t_{\text{mem}} + t_{RF\text{read}} + t_{\text{mux}} + t_{\text{ALU}} + t_{RF\text{setup}}$

Single-Cycle Performance Example

Element	Parameter	Delay (ps)
Register clock-to-Q	t_{pcq_PC}	30
Register setup	$t_{ m setup}$	20
Multiplexer	$t_{ m mux}$	25
ALU	$t_{ m ALU}$	200
Memory read	t_{mem}	250
Register file read	t_{RF} read	150
Register file setup	t_{RF} setup	20

$$T_c = t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{mux} + t_{ALU} + t_{RFsetup}$$

= $[30 + 2(250) + 150 + 25 + 200 + 20]$ ps
= 925 ps

Single-Cycle Performance Example

• For a program with 100 billion instructions executing on a single-cycle MIPS processor,

```
Execution Time = # instructions x CPI x T_C
= (100 \times 10^9)(1)(925 \times 10^{-12} \text{ s})
= 92.5 \text{ seconds}
```