
Quiz for Chapter 4 The Processor

Not all questions are of equal difficulty. Please review the entire quiz first and then budget your time carefully.

Name:			
			_
Course:			

- **1.** [6 points] For the MIPS datapath shown below, several lines are marked with "X". For each one:
 - Describe in words the negative consequence of cutting this line relative to the working, unmodified processor.
 - Provide a snippet of code that will fail
 - Provide a snippet of code that will still work



Name:

2. [3 points] Consider the following assembly language code:

```
IO: ADD R4 = R1 + R0;
I1: SUB R9 = R3 - R4;
I2: ADD R4 = R5 + R6;
I3: LDW R2 = MEM[R3 + 100];
I4: LDW R2 = MEM[R2 + 0];
I5: STW MEM[R4 + 100] = R2;
I6: AND R2 = R2 & R1;
I7: BEQ R9 == R1, Target;
I8: AND R9 = R9 & R1;
```

Consider a pipeline with forwarding, hazard detection, and 1 delay slot for branches. The pipeline is the typical 5-stage **IF**, **ID**, **EX**, **MEM**, **WB** MIPS design. For the above code, complete the pipeline diagram below (instructions on the left, cycles on top) for the code. Insert the characters **IF**, **ID**, **EX**, **MEM**, **WB** for each instruction in the boxes. Assume that there two levels of bypassing, that the second half of the decode stage performs a read of source registers, and that the first half of the write-back stage writes to the register file.

Label all data stalls (Draw an **X** in the box). Label all data forwards that the forwarding unit detects (arrow between the stages handing off the data and the stages receiving the data). What is the final execution time of the code?

	TO	T1	T2	Т3	T4	T5	T6	Т7	T8	Т9	T1 0	T1 1	T1 2	T1 3	T1 4	T1 5	T1 6	T1 7
10																		
I1																		
12																		
13																		
14																		
I5																		
16																		
17																		
18																		

3. [5 points] Structural, data and control hazards typically require a processor pipeline to stall. Listed below are a series of optimization techniques implemented in a compiler or a processor pipeline designed to reduce or eliminate stalls due to these hazards. For each of the following optimization techniques, state which pipeline hazards it addresses and how it addresses it. Some optimization techniques may address more than one hazard, so be sure to include explanations for all addressed hazards.
(a) Branch Prediction
(b) Instruction Scheduling
(c) delay slots
(d) increasing availability of functional units (ALUs, adders etc)
(e) caches

Name:_____

4. [6 points] Branch Prediction. Consider the following sequence of actual outcomes for a single static branch. T means the branch is taken. N means the branch is not taken. For this question, assume that this is the only branch in the program.

TTTNTNTTTNTNTTTNTN

(a) Assume that we try to predict this sequence with a BHT using one-bit counters. The counters in the BHT are initialized to the N state. Which of the branches in this sequence would be mis-predicted?

You may use this table for your answer:

Predictor state before prediction	Branch outcome	Misprediction?
N	Т	
	Т	
	Т	
	N	
	Т	
	N	
	Т	
	Т	
	Т	
	N	
	Т	
	N	
	T	
	Т	
	Т	
	N	
	Т	
	N	

(b) Now, assume a two-level branch predictor that uses one bit of branch history—i.e., a one-bit BHR. Since there is only one branch in the program, it does not matter how the BHR is concatenated with the branch PC to index the BHT. Assume that the BHT uses one-bit counters and that, again, all entries are initialized to N. Which of the branches in this sequence would be mis-predicted? Use the table below.

Predictor state before prediction	BHR	Branch outcome	Misprediction?
N	N	Т	
		T	
		Т	
		N	
		Т	
		N	
		Т	
		Т	
		Т	
		N	
		Т	
		N	
		Т	
		Т	
		Т	
		N	
		Т	
		N	

(c) What is a return-address-stack? When is a return address stack updated?

5. [16 points] The classic 5-stage pipeline seen in Section 4.5 is IF, ID, EX, MEM, WB. This pipeline is designed specifically to execute the MIPS instruction set. MIPS is a load store architecture that performs one memory operation per instruction, hence a single MEM stage in the pipeline suffices. Also, its most common addressing mode is register displacement addressing. The EX stage is placed before the MEM stage to allow it to be used for address calculation. In this question we will consider a variation in the MIPS instruction set and the interactions of this variation with the pipeline structure.

The particular variation we are considering involves swapping the MEM and EX stages, creating a pipeline that looks like this: IF, ID, MEM, EX, WB. This change has two effects on the instruction set. First, it prevents us from using register displacement addressing (there is no longer an EX in front of MEM to accomplish this). However, in return we can use instructions with one memory input operand, i.e., register-memory instructions. For instance: multf_m f0,f2,(r2) multiplies the contents of register f2 and the value at memory location pointed to by r2, putting the result in f0.

- (a) Dropping the register displacement addressing mode is potentially a big loss, since it is the mode most frequently used in MIPS. Why is it so frequent? Give two popular software constructs whose implementation uses register displacement addressing (i.e., uses displacement addressing with non-zero displacements).
- (b) What is the difference between a dependence and a hazard?
- (c) In this question we will work with the SAXPY loop.

```
do I = 0, N

Z[I] = A*X[I] + Y[I]
```

Here is the new assembly code.

```
0: slli r2,r1,#3 // I is in r1
1: addi r3,r2,#X
2: multf_m f2,f0,(r3) // A is in f0
3: addi r4,r2,#Y
4: addf_m f4,f2,(r4)
5: addi r4,r2,#Z
6: sf f4,(r4)
7: addi r1,r1,#1
8: slei r6,r1,r5 // N is in r5
9: bnez r6,#0
```

Using the instruction numbers, label the data and control dependences.

(d) Fill in the pipeline diagram for code for the new SAXPY loop. Label the stalls as d* for data-hazard stalls and s* for structural stalls. What is the latency of a single iteration? (The number of cycles between the completion of two successive #0 instructions). For this question, assume that FP addition takes 2 cycles, FP multiplication takes 3 cycles and that all other operations take a single cycle. The functional units are not pipelined. The FP adder, FP multiplier and integer ALU are all separate functional units, such that there are no structural hazards between them. The register file is written by

Name:		
· · · · · · · · · · · · · · · · · · ·		

the WB stage in the first half of a clock cycle and is read by the ID stage in the second half of a clock cycle. In addition, the processor has full forwarding. The processor stalls on branches until the outcome is available which is at the end of the EX stage. The processor has no provisions for maintaining "precise state".

instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
0: slli r2,r1,#3	F	D	Μ	Χ	W		Ĭ						3							8	6)—(6 6)—(8	*		
1: addi r3,r2,#X		F	D	М	X	W					6													
2: mulf_m f2,f0,(r3)			F	D		М	Х	Х	Х	W	2													
3: addi r4,r2,#Y				F		D	M	Х	W															
4: addf_m f4,f2,(r4)						F	D		М	Х	Χ	W												
5: addi r4,r2,#Z						00 00	F		D	M	X		W	0 0			-				00 00	7		
6: sf f4,(r4)				c.		50 0		- 0	F	D		M	Х	W		- 5					(0.0)			
7: addi r1,r1,#1				ć.	.:	(0		- 3		F	11	D	M	X	W	- 5					(i - i).		- 0	
8: slei r6,r1,r5			8	:	\$	92—93			- 8			F	D	M	Х	W	- 3		8	3	92—99	- 8	-	
9: bnez r6, #0					V	2)—(3 <>	T)						F	D	М	X	W			X	2-6 6-6	- X		
0: slli r2,r1,#3																	F	D	М	Х	W			

- (e) In the pipeline for MIPS mentioned in the text, what is the reason for forcing non-memory operations to go through the MEM stage rather than proceeding directly to the WB stage?
- (f) Aside from the direct loss of register displacement addressing and the subsequent instructions required to explicitly compute addresses, what are two other disadvantages of this sort of pipeline?
- (g) Reduce the stalls by pipeline scheduling a single loop iteration. Show the resulting code and fill in the pipeline diagram. You do not need to show the optimal schedule for a correct response.

instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
0: slli r2,r1,#3	F	D	Μ	Х	W	90—69 41—69	Ĭ						8	9) - (8 8) - (8	,					8	6)—(6 6)—(9	- 8		
1: addi r3,r2,#X		F	D	М	X	W															5			
2: mulf_m f2,f0,(r3)			F	D		М	Х	X	Х	W	20	ė.		20 33							22 33			
3: addi r4,r2,#Y				F		D	Μ	X	W															
4: addf_m f4,f2,(r4)						F	D		М	X	Х	W												
5: addi r4,r2,#Z						~ ~	F		D	М	X		W	× 0		1.					00 00			
6: sf f4,(r4)						(0-0)			F	D		M	Х	W		- 5				.:	(6-3)			
7: addi r1,r1,#1						(500)				F	11	D	M	Х	W	- 3				al .	(6-3).		- 5	
8: slei r6,r1,r5			8		3	22 - 32		===	- 8		2	F	D	M	Х	W	- 8		ē -	3.	92-39	- 8	1	
9: bnez r6, #0					X	20—03 00—03							F	D	M	X	W			Ν Ν	8)—(S 6)—(S	- V2		
0: slli r2,r1,#3					gr.								gr	S 65			F	D	M	Х	W	70		

Name:

6. [8 points] A two-part question.

(Part A) Dependence detection

This question covers your understanding of dependences between instructions. Using the code below, list all of the dependence types (RAW, WAR, WAW). List the dependences in the respective table (example INST-X to INST-Y) by writing in the instruction numbers involved with the dependence.

```
IO: A = B + C;

I1: C = A - B;

I2: D = A + C;

I3: A = B * C * D;

I4: C = F / D;

I5: F = A ^ G;

I6: G = F + D;
```

RAW Dep	endence	WAR Dep	endence	WAW Dep	endence	
From Instr	To Instr	From Instr	From Instr	To Instr		

(Part B) Dependence analysis

Given four instructions, how many unique comparisons (between register sources and destinations) are necessary to find all of the RAW, WAR, and WAW dependences. Answer for the case of four instructions, and then derive a general equation for N instructions. Assume that all instructions have one register destination and two register sources.


Name:

7. [10 points] This is a three-part question about critical path calculation. Consider a simple single-cycle implementation of MIPS ISA. The operation times for the major functional components for this machine are as follows:

Component	Latency
ALU	10 ns
Adder	8 ns
ALU Control Unit	2 ns
Shifter	3 ns
Control Unit/ROM	4 ns
Sign/zero extender	3 ns
2-1 MUX	2 ns
Memory (read/write) (instruction or data)	15 ns
PC Register (read action)	1 ns
PC Register (write action)	1 ns
Register file (read action)	7 ns
Register file (write action)	5 ns
Logic (1 or more levels of gates)	1 ns

Below is a copy of the MIPS single-cycle datapath design. In this implementation the clock cycle is determined by the longest possible path in the machine. The critical paths for the different instruction types that need to be considered are: R-format, Load-word, and store-word. All instructions have the same instruction fetch and decode steps. The basic register transfer of the instructions are:

```
Fetch/Decode: Instruction <- IMEM[PC];
R-type: R[rd] <- R[rs] op R[rt]; PC <- PC + 4;
load: R[rt] <- DMEM[ R[rs] + signext(offset)]; PC <- PC +4;
store: DMEM[ R[rs] + signext(offset)] <- R[Rt]; PC <- PC +4;</pre>
```



Name:		
· · · · · · · · · · · · · · · · · · ·		

(Part A)

In the table below, indicate the components that determine the critical path for the respective instruction, in the order that the critical path occurs. If a component is used, but not part of the critical path of the instruction (ie happens in parallel with another component), it should not be in the table. The register file is used for reading and for writing; it will appear twice for some instructions. All instruction begin by reading the PC register with a latency of 2ns.

Instruction Type	Hard	Hardware Elements Used By Instruction										
R-Format												
Load												
Store												

(Part B)

Place the latencies of the components that you have decided for the critical path of each instruction in the table below. Compute the sum of each of the component latencies for each instruction.

Instruction Type	Hardw	Hardware Latencies For Respective Elements									Total	
R-Format	2 ns											
Load	2 ns											
Store	2 ns											

(Part C)

Use the total latency column to derive the following critical path information:

- Given the data path latencies above, which instruction determines the overall machine critical path (latency)?
- What will be the resultant clock cycle time of the machine based on the critical path instruction?
- What frequency will the machine run?

8. [18 points] This problem covers your knowledge of branch prediction.

The figure below illustrates three possible predictors.

- Last taken predicts taken when 1
- Up-Down (saturating counter) predicts taken when 11 and 10
- Automata A3 predicts taken when 11 and 10

Fill out the tables below and on the next page for each branch predictor. The execution pattern for the branch is NTNNTTTN.




Table 1: Table for last-taken branch predictor

Execution Time	Branch Execution	State Before	Prediction	Correct or Incorrect	State After
0	N	0			
1	T				
2	N				
3	N				
4	Т				
5	Т				
6	Т				
7	N				

Name:			
Name:			

Table 2: Table for saturating counter (up-down) branch predictor.

Execution Time	Branch Execution	State Before	Prediction	Correct or Incorrect	State After
0	N	01			
1	Т				
2	N				
3	N				
4	T				
5	T				
6	Т				
7	N				

Table 3: Table for Automata-A3 branch predictor.

Execution Time	Branch Execution	State Before	Prediction	Correct or Incorrect	State After
0	N	01			
1	T				
2	N				
3	N				
4	Т				
5	Т				
6	T				
7	N				

Calculate the prediction rates of the three branch predictors:


Predictor	Prediction Accuracy
Last-taken	
Up-Down	
Automata-A3	

Name:			

9. [3 points] Pipelining is used because it improves instruction throughput. Increasing the level of pipelining cuts the amount of work performed at each pipeline stage, allowing more instructions to exist in the processor at the same time and individual instructions to complete at a more rapid rate. However, throughput will not improve as pipelining is increased indefinitely. Give two reasons for this.

10. [3 points] Forwarding logic design. For this problem you are to design a forwarding unit for a 5-stage pipeline processor. The forwarding unit returns the value to be forwarded to the current instruction. There are three places that the values for register RS and register RT can come from: decode stage (register file), memory stage, and write-back stage.

DECODE STAGE INFORMATION



The write-back and memory stage information consists of: _INDEX- explaining which inflight register index is to be written _VALUE- the value that is to be written _ENABLE- whether or not the instruction in the stage is writing.

The decode stage simply states the register index (for RS and RT) and the corresponding register value from the register file.

Generally three values could exist, one of which the forwarding unit should choose for each of the RS and RT register value requests. The memory stage has value MEM, the write-back stage has value WB, and the register file has value RS-REG or RT-REG.

Using the table below which contains information about all of the instruction stages, indicate which value should be forwarded to the current instruction: MEM, WB, RS-REG, or RT-REG. Each line represents a Forwarding unit evaluation; there is no connection between evaluation lines in the table. You do not need to worry about hazard detection, only value bypassing.

	Mem	Stage	Write-Ba	ck Stage	Registe	er Stage	RS Value	RT Value
Evaluation	Index	Write	Index	Write	RS-Index	RT-Index		
0	5	1	23	0	6	7		
1	7	0	16	1	16	8		
2	10	1	10	1	11	10		
3	17	0	12	1	12	12		
4	19	0	19	0	19	25		

Name:
11. [12 points] Consider a MIPS machine with a 5-stage pipeline with a cycle time of 10ns. Assume that you are executing a program where a fraction, f, of all instructions immediately follow a load upon which they are dependent.
(a) With forwarding enabled what is the total execution time for N instructions, in terms of f?
(b) Consider a scenario where the MEM stage, along with its pipeline registers, needs 12 ns. There are now two options: add another MEM stage so that there are MEM1 and MEM2 stages or increase the cycle time to 12ns so that the MEM stage fits within the new cycle time and the number of pipeline stages remain unaffected. For a program mix with the above characteristics, when is the first option better than the second. Your answer should be based on the value of f.
(c) Embedded processors have two different memory regions – a faster scratchpad memory and a slower normal memory. Assume that in the 6 stage machine (with MEM1 and MEM2 stages), there is a region of memory that is faster and for which the correct value is obtained at the end of the MEM1 stage itself while the rest of the memory needs both MEM1 and MEM2 stages. For the sake of simplicity assume that there are two load instructions load.fast and load.slow that indicate which

memory region is accessed. If 40% of the fraction f mentioned above get their value from the fast

memory, how does the answer to the previous question change?

Name:			

12. [10 points] You are given a 4-stage pipelined processor as described below.

- IF: Instruction Fetch
- IDE: Instruction Decode, Register Fetch, ALU evaluation, branch instructions change PC, address calculation for memory access.
- MEM: memory access for load and store instructions.
- WB: Write the execution result back to the register file. The writeback occurs at the 2nd half of the cycle.

Assume the delayed branching method discussed in Section 4.3. For the following program, assume that the loop will iterate 15 times. Assume that the pipeline finishes one instruction every cycle except when a branch is taken or when an interlock takes place. An interlock prevents instructions from being executed in the wrong sequence to preserve original data dependencies. Assume register bypass from both the IDE output and the MEM output. Also assume that r2 will not be needed after the execution returns.

A		ADD	$r3 \leftarrow 0$
В		LOAD	$r1 \leftarrow M(0200)$
С	Loop:	LOAD	$r2 \leftarrow M(0208{+}r1)$
D		ADD	$r3 \leftarrow r2 + r3$
Е		SUB	$r1 \leftarrow r1 4$
F		$\mathrm{BRANCH!} =$	$PC \leftarrow Loop \ if \ r1 \ ! = 0$
G		NOP	a delay slot to be filled
Н		STORE	$M(0204) \leftarrow r3$
Ι		RETURN	return from function
J		NOP	a delay slot to be filled

- (a) Is there any interlock cycle in the program? If so, perform code reordering on the program and show the new program without interlock cycle.
- (b) Derive the total number of cycles required to execute all instructions before and after you eliminated the interlock cycle.
- (c) Fill the delay slots. Describe the code reordering and/or duplication performed. Show the same program after delay slot filling. Recall that RETURN is also a branch instruction. Use a 'to mark the new copy of a duplicated instruction. For example, if you duplicated D, name the new copy D'.
- (d) Derive the total number of cycles required to execute all instructions after you filled the delay slots.

Name:

13. [3 points] Using any ILP optimization, double the performance of the following loop, or explain why it is not possible. The machine can only do one branch per cycle, but has infinite resources otherwise.

```
\begin{array}{l} \texttt{r1} = \dots \;;\; \texttt{r1} \;\; \texttt{is} \;\; \texttt{head} \;\; \texttt{pointer} \;\; \texttt{to} \;\; \texttt{a} \;\; \texttt{linked} \;\; \texttt{list} \\ \texttt{r3} = 0 \\ \texttt{L00P:} \\ \texttt{r2} = \texttt{M[r1} + \texttt{8]} \\ \texttt{r3} = \texttt{r3} + \texttt{r2} \\ \texttt{r1} = \texttt{M[r1]} \\ \texttt{branch} \;\; \texttt{r1} \;\; \texttt{!= 0, L00P} \\ \dots = \texttt{r3} \;\; \texttt{; r3} \;\; \texttt{is} \;\; \texttt{used} \;\; \texttt{when} \;\; \texttt{loop} \;\; \texttt{complete} \end{array}
```

Name:

14. [10 points] Consider the datapath below. This machine does not support code with branch delay slots. (It predicts not-taken with a 1-cycle penalty on taken branches.) For each control signal listed in the table below, determine its value at cycles 3 through 9, inclusive. Also, show the instruction occupying each stage of the pipeline in all cycles. (Assume the IF/ID write-enable line is set to the inverse of the Stall signal.)

The initial state of the machine is:

PC = 0

All pipeline registers contain 0s All registers in the register file contain 0s. The data memory contains 0s in all locations The instruction memory contains:

```
00: addiu $3, $zero, 4
04: lw $4, 100($3)
08: addu $2, $4, $3
0C: beq $4, $zero, 0x14
10: addiu $3, $3, 1
14: addu $2, $2, $3
```

all other locations contain 0

Use data forwarding whenever possible. All mux inputs are numbered vertically from "top" to "bottom" starting at 0 as you look at the datapath in the proper landscape orientation. Also, the values for ALUOp are:

Value	Desired ALU Action
00	Add
01	Subtract
10	Determine by decoding funct field


Instruction formats:

	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits				
R:	op	rs	rt	rd	shamt	funct				
I:	op	rs	rs rt		address / immediate					
J:	op	target address								

Name:_____

Time	PCWrite	IF.Flush	Branch	Stall	ALUSrc	ALUOP	RegDst	ForwardA	ForwardB	MemRead	MemWrite	MemtoReg	RegWrite
	I	F		ID			EX			ľ	M	W	/B
0	00: ad	ddiu	-		-					-		-	
	1	0	0	0	0	00	0	00	00	0	0	0	0
1	04: lw		00: ad	ddiu	-					-		-	
	1	0	0	0	0	00	0	00	00	0	0	0	0
2	08: ad		04: lw	•	00: ad					_		-	
	1	0	0	0	1	00	0	00	00	0	0	0	0
3		,									,		
4		1		T		1	1	1	1		1		1
5		T		1		1	1	1	ı		1		ı
6		1		1		<u> </u>	<u> </u>	ı	1		1		
7		1		1				ı	I		1		1
8				I		1	1	l	l		1		ı
9		1		1		<u> </u>	<u> </u>	I			1		

15. [6 points] Consider the following data path diagram:



(a) Discuss the functionality of the RegDst and the ALUSrc control wires.

(b) Next, modify the diagram to indicate the datapath changes (and any additional multiplexing) needed to provide bypassing from EX to EX for all possible RAW hazards on arithmetic instructions. How does ALUSrc change when bypassing is added?

Name:			

16. [3 points] Imagine an instruction whose function is to read four adjacent 32-bit words from memory and places them into four specified 32-bit architectural registers. Assuming the 5-stage pipeline is filled with these instructions and these instructions ONLY, what is the minimum number of register file read and write ports that would be required?

Name:

17. [12 points] Pipelining and Bypass. In this question we will explore how bypassing affects program execution performance. To begin consider the standard MIPS 5 stage pipeline. For your reference, refer to the figure below. For this question, we will use the following code to evaluate the pipeline's performance:

```
1 add $t2, $s1, $sp
2 lw $t1, $t1, 0
3 addi $t2, $t1, 7
4 add $t1, $s2, $sp
5 lw $t1, $t1, 0
6 addi $t1, $t1, 9
7 sub $t1, $t1, $t2
```

- (a) What is the load-use latency for the standard MIPS 5-stage pipeline?
- (b) Once again, using the standard MIPS pipeline, identify whether the value for each register operand is coming from the bypass or from the register file. For clarity, please write REG or BYPASS in each box.

Instruction	Src Operand 1	Src Operand 2
1		
2		N/A
3		N/A
4		
5		N/A
6		N/A
7		

- (c) How many cycles will the program take to execute on the standard MIPS pipeline?
- (d) Assume, due to circuit constraints, that the bypass wire from the memory stage back to the execute stage is omitted from the pipeline. What is the load-use latency for this modified pipeline?
- (e) Identify whether the value for each register operand is coming from the bypass or from the register file for the modified pipeline. For clarity, please write REG or BYPASS in each box.

Instruction	Src Operand 1	Src Operand 2
1		
2		N/A
3		N/A
4		
5		N/A
6		N/A
7		

(f) How long does the program take to execute on the modified pipeline?

Name:			
Name:			

18. [3 points] Scheduling. "A schedule defends from chaos and whim."—Annie Dillard

Consider this pseudo-assembly snippet:

```
1: mov r1 = 0 ;; iteration count i

2: mov r2 = 0 ;; initialize x

loop:

3: sll r3 = r1, 2 ;; r3 = r1*4

4: lw r4 = A(r3) ;; load A[i]

5: add r2 = r2, r4 ;; x += A[i]

6: add r1 = r1, 1 ;; increment counter

7: bne r1, 1024, loop ;; backwards branch
```

Assume you have a machine with infinite resources (i.e. infinite width, infinite instruction window, infinite number of functional units, infinite rename resources, infinite number of outstanding/overlapping loads, etc.), and that it is fully pipelined so that all normal instructions take 1 cycle. Loads which hit in the cache also take 1 cycle, but loads that miss take 10 cycles. Also assume perfect branch prediction.

(a) Show the dynamic schedule of the instructions of the first two iterations of the loop in the table below assuming that the load misses in the cache in even iterations (r1=0,2,...) and hits in the cache in odd iterations (r1=1,3,...). Be sure to indicate the loop iteration each instruction is associated with. For example, if instruction 5 of iteration 7 can run in cycle 3, then you would write "5.7" in one of the boxes in cycle 3's row. Note that the first cycle has been filled in for you and that the cells in the table are more than you need.

Cycle	Instru	ıctions	i		
1	1	2			
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					

- **19.** [3 points] Prediction and Predication. "When a decision has to be made, make it." –General George Patton
- (a) Consider the following piece of code:

```
for(i=0; i<1000000; i++){
a = random(100);
if(a >= 50){
   ...
}
}
```

Assume that random(N) returns a random number uniformly distributed between 0 and N-1 inclusive. Consider the branch instruction associated with the if statement. Is there a type of branch predictor that predicts this branch well? Explain your answer.

(b) Predication can eliminate all forward conditional branches in a program. The backward branches in a program are, typically, associated with loops and hence are mostly taken. So it is possible to eliminate all forward branches and statically predict the backward branches as Taken and this would get rid of the complex branch predictors in a machine. But the Itanium processor which has hardware support for predication still retains a complex two level branch predictor. Explain why this is the case.

20. [10 points] Compilers are useful (occasionally). A common loop in scientific programs is the so-called SAXPY loop:

```
for (i=0;i<N;i++)
{
Y[i] = A*X[i] + Y[i]
}</pre>
```

(a) For A=3 and N=100, convert the C code given above into MIPS assembly. You may assume that X and Y are 32-bit integer arrays. Try to avoid using pseudo-ops as they will hinder the next parts of this question. Also, avoid introducing false dependences. Please use \$s0 to hold the value of i. You may also assume that \$s2 and \$s3 initially hold the address of the start of X and Y, respectively. Hint: Since A=3=2+1, you can easily perform the multiplication without using the multi instruction.

(b) How many static instructions (total instructions in memory) does the snippet have? How many dynamic instructions (total instructions executed) does the snippet have?

(c) Suppose we wanted to do more than one SAXPY loop:

```
for (i=0;i<N;i++) {
Y[i] = A*X[i] + Y[i]
}
for (i=0;i<N;i++) {
Z[i] = A*X[i] + Z[i]
}</pre>
```

Using your computations from parts (a) and (b), how many dynamic and how many static instructions will this snippet have?

Name:

(d) There are two optimizations that can be performed to this code. The first is loop fusion, which combines two similar loops into one loop:

```
for (i=0;i<N;i++) {
Y[i] = A*X[i] + Y[i]
Z[i] = A*X[i] + Z[i]
}</pre>
```

Another optimization we can do is common sub-expression elimination. This means that we can factor out repeated computation:

```
for (i=0;i<N;i++) {
T = A*X[i];
Y[i] = T + Y[i]
Z[i] = T + Z[i]
}</pre>
```

Convert each of these snippets into MIPS assembly. \$s4 will contain the address of the start of Z. Use \$s1 to store the value of T. How many dynamic and how many static instructions does each snippet have? How much do you save with loop-fusion (over unoptimized code). How much do you save with constant sub-expression elimination (over loop fusion)?

Name:
(e) Annotate assembly code for the loop fused version from part (d) with data dependence arcs (flow, anti, and output - not control).