

CompArch Lab 3: CPU

Kimberly Winter, Rocco DiVerdi, Kaitlyn Keil, and David Papp

November 17, 2017

1 Introduction

During this lab, we attempted to create a single-cycle CPU that would read MIPS format instructions and execute full programs, with store word, load word, three versions of jump (straight jump, jump register, and jump-and-link), branch-not-equal, xor with an integer, add (both integer and a second value), subtract, and set-less-than all supported. However, while our pieces had been individually tested, we found that either store word or load word was not functioning properly, rendering the CPU ineffective. We spent far more time on this than our work plan indicated, for lower rewards, as we initially hoped to create a pipeline CPU. We were not able to fix the CPU within a reasonable amount of time.

2 Processor Architecture

We attempted to implement a 32-bit processor that handles SW, LW, J, JR, JAL, BNE, XORI, ADDI, ADD, SUB, SLT in MIPS format.

ADD, SUB, and SLT are all R-type instructions. These follow the format:

IF :
 $INST = IM[PC]$
 $PC = PC + 4$

ID :
 $Rs = INST[25:21]$, $Rt = INST[20:16]$, $Rd = INST[15:11]$, $Cmd = INST[5:0]$
 $Da = Reg[Rs]$
 $Db = Reg[Rt]$

EX:
 $Reg[Rd] = ALU(Da, Db, Cmd)$

where $ALU(Rs, Rt, Cmd)$ is the output of the operation specified by Cmd on the operands Da and Db . R-type commands neither read nor write to memory. JR is also an R-type instruction, but follows a slightly different format:

```

IF :
INST = IM[PC]
PC   = PC + 4
ID :
Rs = INST[25:21]
Da = Reg[Rs]
EX:
PC = Da[25:0]

```

J and JAL are J-type instructions, which follow the pattern below:

```

IF :
INST = IM[PC]
PC   = PC + 4
ID :
IMM = INST[25:0]
EX:
Reg[31] = IMM // If JAL
PC = IMM

```

The rest are I-type, which vary more. Load Word and Store Word both have a memory stage. Load Word stores the value at $DM[Reg[Rs] + IMM]$ in $Reg[Rt]$. Store Word puts the value at $Reg[Rt]$ in $DM[Reg[Rs] + IMM]$. ADDI adds an immediate. BNE compares the values in $Reg[Rs]$ and $Reg[Rt]$, then branches to the value in IMM if the two are not equivalent. XORI exclusively ors the value at $Reg[Rs]$ with IMM and stores the result in $Reg[Rt]$.

At the moment, the PC updates on the positive edge of the clock and the Register File is written to on the positive edge of the clock. This currently is broken on the first cycle, where the register is never written to.

We broke our CPU into the different modules, where flags are turned on and off by a controller. The controller takes the opcode and function section of the instruction and sets values accordingly. Function only matters for R-type instructions. We also have a duplicated memory for the instruction memory and data memory, to replicate the idea of having a single memory to read from and write to.




Figure 1: Circuit Diagram

3 Testing and Results

We tested all the components individually as we created (ifetch, control) or modified (ALU, register, memory) them. We also imported tests from other team members in order to evaluate the different options and choose the best one, and then make sure they were really running as intended. Once we had checked these, we connected the pieces of the CPU and began attempting to run assembly tests on it. We examined the GTKwave in order to track down issues in the results.

This worked reasonably well to track down major problems, but also meant there was a significant amount of time spent trying to decipher what caused an erroneous output in GTKwave because there were a lot more variables to keep track of in this lab than in the previous ones. It also made debugging specific modules difficult, because we could only see the inputs and outputs to potentially malfunctioning modules, rather than the variables that existed inside of the modules. So, even though we could use this tactic to locate where the malfunction might be occurring, it was not helpful to figure out what was exactly wrong within the module without isolating the malfunctioning part and running another test on that.

Despite our tests, the assembled CPU did not function as desired. Either Load Word or Store Word isn't working correctly. When we run the simulation of our CPU with assembly code and compare it with the Mars simulation, we can step through and watch the registers, program counter, and instruction change correctly until we reach a store word, at which point the memory returns Xs. Because we can't see into memory, we can't tell whether the problem is with load word or store word, and we ran out of time to debug further. We also spent some time attempting to manipulate when on the clock different aspects of the program ran (positive edge or negative edge). In the end, we settled on everything updating on the positive edge (pc, register, etc.), which seemed to work better overall but did not fix the memory issue. In Figure 2, we can see

Time	clk	900 sec	1000 sec	1100 sec	1200 sec
pc[31:0]		00000078 0000007C 00000080 0000009C 000000A0 000000A4 00000064 00000068 0000006C 00000070 000000A8 000000AC 000000B0 000000B4 000000B8 XXXXXXXX			
instruction[31:0]		14240003 00041020 03E00008 2204FFFF 00020020 0C000018 20010000 14240003 00001020 03E00008 00501020 8F8F0004 8F800000 23B00008 03E00008 XXXXXXXX			
reg0[31:0]		00000000			
reg1[31:0]		00000001	00000000		
reg2[31:0]		XXXXXXXX 00000001	00000000	00000001	
reg3[31:0]		XXXXXXXX			
reg4[31:0]		00000001	00000000		
reg5[31:0]		0000000A			
reg6[31:0]		XXXXXXXX			
reg7[31:0]		XXXXXXXX			
reg8[31:0]		XXXXXXXX			
reg9[31:0]		XXXXXXXX			
reg10[31:0]		XXXXXXXX			
reg11[31:0]		XXXXXXXX			
reg12[31:0]		XXXXXXXX			
reg13[31:0]		XXXXXXXX			
reg14[31:0]		XXXXXXXX			
reg15[31:0]		XXXXXXXX			
reg16[31:0]		00000002 00000001			
reg17[31:0]		0000000A		XXXXXXXX	
reg18[31:0]		XXXXXXXX			
reg19[31:0]		XXXXXXXX			
reg20[31:0]		XXXXXXXX			
reg21[31:0]		XXXXXXXX			
reg22[31:0]		XXXXXXXX			
reg23[31:0]		XXXXXXXX			
reg24[31:0]		XXXXXXXX			
reg25[31:0]		XXXXXXXX			
reg26[31:0]		XXXXXXXX			
reg27[31:0]		XXXXXXXX			
reg28[31:0]		XXXXXXXX			
reg29[31:0]		00003FE0			
reg30[31:0]		XXXXXXXX			
reg31[31:0]		00000028 000000A4		XXXXXXXX	

4 How performance and area influenced our designs

Adder size: $18 \times 32 = 576$

ALU size: $64 \times 5 + 9 \times 288 + 848 + 149 + 32 = 1,637$

5 Work Plan Reflection

4

design. However, we did not do this and thus spent much more time on this project than anticipated, with a lower reward (single-cycle that doesn't quite work rather than a pipeline). Our team also had some problems meeting due to various events and generally busy schedules. We also had communication issues, especially in regards to what was in the git at any given time. We could have saved more time by working on different features in parallel and then updating others on completed work. This would have saved people time when debugging other people's code or adding on to someone else's code. Overall, our schedule ended up being arbitrary as we stuck increasingly less to it as time went on.