Notes: CSCE 611

## David Wamai

September 9, 2024

## 1 HDL

- 1. Verilog Will use Questasim for simulation
- 2. Z high impedance. Usually means the wire is not connected to anything.