

# Faculty of Engineering, Mathematics and Science School of Computer Science & Statistics

Computer Science Year 2 Examination Trinity Term 2016

Microprocessor Systems

13 May 2016

**RDS Main Hall** 

14:00 - 16:00

Dr Mike Brady

#### Instructions to Candidates:

You may not start this examination until you are instructed to do so by the Invigilator.

Attempt two questions.

All questions carry equal marks. Each question is marked out of a total of 20 marks.

#### Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

- (a) Write a fragment of ARM assembly code to form the sum of 1,000 integers stored from location ARRAY upwards and to store the result at location SUM. How would you deal with arithmetic overflow? [8 marks]
  - (b) Give an account of what a *cache* is and how caches are organised and managed. [6 marks]
  - (c) Assuming a three-stage pipeline (fetch-decode-execute), a 1 nanosecond processor clock, 10 nanosecond main memory and a cache that can be accessed by the processor instantly, estimate the amount of time it would take to execute the main loop of your code fragment above. Give an account of any problems estimating the time.

    [6 marks]

- 2. (a) List the different modes available in the ARM processor. What are they for, and how does the ARM processor move between them? Write a fragment of code to put the processor into the user mode. [6 marks]
  - (b) Write an interrupt handler that is called by a quartz crystal-controller clock interrupt every 0.1641417 milliseconds to maintain a seconds counter in location SECONDS. Your code must introduce no extra inaccuracies to the time by making any approximations. [14 marks]

- 3. (a) Explain exactly what the *context* of a program is. How does an interrupt handler (or other exception handler) preserve the context of programs when it interrupts a program? [4 marks]
  - (b) Write a fragment of an interrupt handler to save the entire register and CSPR context of a user mode program it has interrupted on the program's own stack. [16 marks]

# **ASCII** Code

		n Numb		011	100	101	110	111
Row Number	000	001	010	011	100	101	110	111
0000	NUL	DLE	<b>◊</b>	0	@	P	`	p
0001	SOH	DCI	!	1	Α	Q	a	q
0010	STX	DC2	**	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	c	s
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	$\mathbf{f}$	v
0111	BELL	ETB	•	7	G	W	g	W
1000	BS	CAN	(	8	H	X	h	X
1001	HT	EM	)	9	I	Y	i	у
1010	LF	SUB	*	:	J	Z	j	Z
1011	VT	ESC	+	;	K	[	k	{
1100	FF	FS	,	<	L	\	1	
1101	CR	GS	_	=	M	]	m	}
1110	SO	RS	•	>	N	٨	n	~
1111	SI	US	/	?	O	_	0	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The **Control Code** mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as ◊ here.

# ARM® Instruction Set Quick Reference Card

Key to Tables	•
{cond}	Refer to Table Condition Field. Omit for unconditional execution.
<operand2></operand2>	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.
<fields></fields>	Refer to Table PSR fields.
<psr></psr>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{s}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
l Q	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
GE	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.
x,y	B meaning half-register [15:0], or T meaning [31:16].
<immed_8r></immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
{x}	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.
<pre><prefix></prefix></pre>	Refer to Table Prefixes for Parallel instructions
<p_mode></p_mode>	Refer to Table Processor Modes
R13m	R13 for the processor mode specified by <p_mode></p_mode>

	<del></del>
{endianness}	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).
<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.
<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Block load or Stack pop).
<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.
<reglist>'</reglist>	A comma-separated list of registers, enclosed in braces { and }.
<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>
<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>
{!}	Updates base register after data transfer if ! present.
+/-	+ or (+ may be omitted.)
§	Refer to Table ARM architecture versions.
<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
{R}	Rounds result to nearest if R present, otherwise truncates result.

Operation		§	Assembler	Su	pda	es		a	Action
Arithmetic	Add	Γ	ADD{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	С	ν		Rd := Rn + Operand2
	with carry	l	ADC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	С	ν		Rd := Rn + Operand2 + Carry
	saturating	5E	QADD(cond) Rd, Rm, Rn					Q	Rd := SAT(Rm + Rn)
	double saturating	5E	QDADD{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm + SAT(Rn * 2))
	Subtract	1	SUB{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	С	ν		Rd := Rn - Operand2
	with carry		SBC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	V		Rd := Rn - Operand2 - NOT(Carry)
	reverse subtract	ł	RSB{cond}{S} Rd, Rn, <operand2></operand2>	N		С			Rd := Operand2 - Rn
	reverse subtract with carry		RSC{cond}{S} Rd, Rn, <operand2></operand2>	N	Z	C	ν		Rd := Operand2 - Rn - NOT(Carry)
	saturating	5E	QSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - Rn)
	double saturating	5E	QDSUB{cond} Rd, Rm, Rn					Q	Rd := SAT(Rm - SAT(Rn * 2))
	Multiply	2	MUL{cond}{S} Rd, Rm, Rs	N		C*			Rd := (Rm * Rs)[31:0]
	and accumulate	2	MLA{cond}{S} Rd, Rm, Rs, Rn	N	Z	C*			Rd := ((Rm * Rs) + Rn)[31:0]
	unsigned long	M	UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	٧*		RdHi,RdLo := unsigned(Rm * Rs)
	unsigned accumulate long	M	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	V*		RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
	unsigned double accumulate long	6	UMAAL{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
	Signed multiply long	M	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	٧*		RdHi,RdLo := signed(Rm * Rs)
	and accumulate long	M	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs	N	Z	C*	V*		RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)
	16 * 16 bit	5E	SMULxy{cond} Rd, Rm, Rs						Rd := Rm[x] * Rs[y]
	32 * 16 bit	5E	SMULWy{cond} Rd, Rm, Rs						Rd := (Rm * Rs[y])[47:16]
	16 * 16 bit and accumulate	5E	SMLAxy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[x] * Rs[y]
	32 * 16 bit and accumulate	5E	SMLAWy{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + (Rm * Rs[y])[47:16]
	16 * 16 bit and accumulate long	5E	SMLALxy{cond} RdLo, RdHi, Rm, Rs						RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]
	Dual signed multiply, add	6	SMUAD(X)(cond) Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	and accumulate	6	SMLAD(X)(cond) Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	and accumulate long	6	SMLALD(X){cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
	Dual signed multiply, subtract	6	SMUSD{X}{cond} Rd, Rm, Rs					Q	Rd := Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
	and accumulate	6	SMLSD{X}{cond} Rd, Rm, Rs, Rn					Q	Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
	and accumulate long	6	SMLSLD(X) {cond} RdHi, RdLo, Rm, Rs					Q	RdHi,RdLo := RdHi,RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16
	Signed most significant word multiply	6	SMMUL{R}{cond} Rd, Rm, Rs						Rd := (Rm * Rs)[63:32]
	and accumulate	6	SMMLA(R)(cond) Rd, Rm, Rs, Rn					1	Rd := Rn + (Rm * Rs)[63:32]
	and subtract	6	SMMLS(R)(cond) Rd, Rm, Rs, Rn						Rd := Rn - (Rm * Rs)[63:32]
	Multiply with internal 40-bit accumulate								Ac := Ac + Rm * Rs
	packed halfword	xs	MIAPH(cond) Ac, Rm, Rs						Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
	halfword		MIAxy{cond} Ac, Rm, Rs						Ac := Ac + Rm[x] * Rs[y]
	Count leading zeroes		CLZ{cond} Rd, Rm						Rd := number of leading zeroes in Rm

# ARM Addressing Modes Quick Reference Card

Operation		§	Assembler	S upda	ates	তা	GE	Action
Parallel	Halfword-wise addition	6	<pre><prefix>ADD16{cond} Rd, Rn, Rm</prefix></pre>		$\neg$	П	GE	Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
arithmetic	Halfword-wise subtraction	6	<pre><prefix>SUB16{cond} Rd, Rn, Rm</prefix></pre>				GE	Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<pre><pre><pre><pre><pre><pre>ADD8{cond} Rd, Rn, Rm</pre></pre></pre></pre></pre></pre>				GE	Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	6	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>				GE	Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	6	<pre><prefix>ADDSUBX{cond} Rd, Rn, Rm</prefix></pre>				GE	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<pre><prefix>SUBADDX{cond} Rd, Rn, Rm</prefix></pre>		- 1		GΕ	Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rm, Rs					Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn					Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) $  + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])$
Move	Move		MOV{cond}{S} Rd, <operand2></operand2>	NZ	c			Rd := Operand2
	NOT		MVN{cond}{S} Rd, <operand2></operand2>	NZ	c			Rd := 0xFFFFFFF EOR Operand2
i	PSR to register	3	MRS{cond} Rd, <psr></psr>					Rd := PSR
1	register to PSR	3	MSR(cond) <psr>_<fields>, Rm</fields></psr>					PSR := Rm (selected bytes only)
1	immediate to PSR	3	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>			H		PSR := immed_8r (selected bytes only)
1	40-bit accumulator to register	XS	MRA{cond} RdLo, RdHi, Ac					RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XS	MAR{cond} Ac, RdLo, RdHi					Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Сору	6	CPY(cond) Rd, <operand2></operand2>					Rd := Operand2
Logical	Test		TST(cond) Rn, <operand2></operand2>	ΝZ	c	П		Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <operand2></operand2>	NZ	c			Update CPSR flags on Rn EOR Operand2
	AND		AND{cond}{S} Rd, Rn, <operand2></operand2>	NZ	c			Rd := Rn AND Operand2
	EOR		EOR{cond}{S} Rd, Rn, <operand2></operand2>	NZ	c			Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>	NZ	c			Rd := Rn OR Operand2
	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>	NZ	c			Rd := Rn AND NOT Operand2
Compare	Compare		CMP{cond} Rn, <operand2></operand2>	NZ	c v	П		Update CPSR flags on Rn - Operand2
	negative		CMN(cond) Rn, <operand2></operand2>	NZ	c v	Ш		Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		T	Q		Rd := SignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32.</sh></sat>
	left shift		SSAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>			Q		Rd := SignedSat((Rm LSL sh), sat). < sat> range 0-31, < sh> range 0-31.
	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>			Q		Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat). <sat> range 0-15.</sat>
	Unsigned saturate word, right shift	6	USAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>			Q		Rd := UnsignedSat((Rm ASR sh), sat). <=at> range 0-31, <sh> range 1-32.</sh>
	left shift		USAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>			Q		Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, # <sat>, Rm</sat>			Q		Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat), <sat> range 0-15.</sat>

# ARM Instruction Set Quick Reference Card

Operation		§	Assembler	Action	Notes
Pack	Pack halfword bottom + top	6	PKHBT{cond} Rd, Rn, Rm{, LSL # <sh>}</sh>	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16], sh 0-31.	
	Pack halfword top + bottom	6	PKHTB{cond} Rd, Rn, Rm{, ASR # <sh>}</sh>	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0]. sh 1-32.	
Signed	Halfword to word	6	SXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend	Two bytes to halfwords	6	SXTB16(cond) Rd, Rm(, ROR # <sh>)</sh>	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word	6	SXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word	6	UXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend	Two bytes to halfwords	6	UXTB16{cond} Rd, Rm(, ROR # <sh>}</sh>	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word	6	UXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Signed	Halfword to word, add	6	SXTAH(cond) Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	SXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:16] := Rn[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word, add	6	SXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
Unsigned	Halfword to word, add	6	UXTAH{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	
extend with add	Two bytes to halfwords, add	6	UXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:16] := Rn[31:16] + ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	
	Byte to word, add	6	UXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	
Reverse bytes	In word	6	REV(cond) Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
_	In both halfwords	6	REV16{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
	In low halfword, sign extend	6	REVSH{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	
Select	Select bytes	6	SEL{cond} Rd, Rn, Rm	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
Branch	Branch		B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
	with link		BL{cond} label	R14 := address of next instruction, R15 := label	label must be within ±32Mb of current instruction.
	and exchange	4T,5	BX{cond} Rm	R15 := Rm, Change to Thumb if Rm[0] is 1	
	with link and exchange (1)	5T	BLX label	R14 := address of next instruction, R15 := label, Change to Thumb	Cannot be conditional, label must be within ±32Mb of current instruction.
	with link and exchange (2)	5	BLX{cond} Rm	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	
	and change to Java state	51, 6	BXJ{cond} Rm	Change to Java state	
Processor	Change processor state	6	CPSID <iflags> {, #<p_mode>}</p_mode></iflags>	Disable specified interrups, optional change mode.	Cannot be conditional.
state	_	6	CPSIE <iflags> {, #<p_mode>}</p_mode></iflags>	Enable specified interrups, optional change mode.	Cannot be conditional.
change	Change processor mode	6	CPS # <p_mode></p_mode>		Cannot be conditional.
	Set endianness	6	SETEND <endianness></endianness>	Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian).</endianness>	Cannot be conditional.
	Store return state	6	SRS <a_mode45> #<p_mode>{!}</p_mode></a_mode45>	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.
	Return from exception	6	RFE <a_mode4l> Rn{!}</a_mode4l>	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional.
	Breakpoint	5	BKPT <immed_16></immed_16>	Prefetch abort or enter debug state.	Cannot be conditional.
Software Interrupt	Software interrupt		SWI{cond} <immed_24></immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.
Na Op	No operation	5	NOP	None	

# ARM Addressing Modes Quick Reference Card

		§	Assembler	Action	Notes
Load	Word		LDR{cond} Rd, <a_mode2></a_mode2>	Rd := [address]	Rd must not be R15.
	User mode privilege		LDR{cond}T Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	branch (§ 5T: and exchange)		LDR{cond} R15, <a_mode2></a_mode2>	R15 := [address][31:1]	
			_	(§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR(cond)B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	Rd must not be R15.
	User mode privilege		LDR{cond}BT Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	signed	4	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	Rd must not be R15.
	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZeroExtent[halfword from address]	Rd must not be R15.
	signed	4	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	5E*	LDR{cond}D Rd, <a_mode3></a_mode3>	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		LDM(cond) <a_mode4l> Rn(!), <reglist-pc></reglist-pc></a_mode4l>	Load list of registers from [Rn]	
	return (and exchange)		LDM(cond) <a_mode4l> Rn(!), <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1]	
	_			(§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode4l>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only.
	User mode registers		LDM{cond} <a_mode4l> Rn, <reglist-pc>^</reglist-pc></a_mode4l>	Load list of User mode registers from [Rn]	Use from privileged modes only.
Soft preload	Memory system hint	5E*	PLD <a_mode2></a_mode2>	Memory may prepare to load from address	Cannot be conditional.
Load exclusive	Semaphore operation	6	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access	Rd, Rn must not be R15.
				Outstanding tag set if not shared address	
Store	Word		STR{cond} Rd, <a_mode2></a_mode2>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR{cond}B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a_mode2p></a_mode2p>	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
	Doubleword	5E*	STR{cond}D Rd, <a_mode3></a_mode3>	[address] := Rd, [address + 4] := $R(d+1)$	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STM{cond} <a_mode4s> Rn{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rn]	
	User mode registers		STM{cond} <a_mode4s> Rn{!}, <reglist>^</reglist></a_mode4s>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Store exclusive	Semaphore operation	6	STREX{cond} Rd, Rm, [Rn]	[Rn] := Rm if allowed,	Rd, Rm, Rn must not be R15.
	117 4	<u> </u>		Rd := 0 if successful, else 1	
Swap	Word	3	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte	3	SWP(cond)B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	

# ARM Addressing Modes Quick Reference Card

Addressing	Mode 2 - Word and	Unsigned Byte Data Transfer	
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
	Register offset	[Rn, +/-Rm]{!}	
	Scaled register offset	[Rn, +/-Rm, LSL # <shift>]{!}</shift>	Allowed shifts 0-31
		[Rn, +/-Rm, LSR # <shift>]{!}</shift>	Allowed shifts 1-32
		[Rn, +/-Rm, ASR # <shift>]{!}</shift>	Allowed shifts 1-32
		[Rn, +/-Rm, ROR # <shift>]{!}</shift>	Allowed shifts 1-31
		[Rn, +/-Rm, RRX]{!}	
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>	
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRX	

Addressing Mode 2 (Post-indexed only)							
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>					
	Zero offset	[Rn]	Equivalent to [Rn],#0				
	Register offset	[Rn], +/-Rm					
	Scaled register offset	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31				
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32				
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32				
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31				
		[Rn], +/-Rm, RRX					

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer					
Pre-indexed	Immediate offset	[Rn, #+/~ <immed_8>]{!}</immed_8>			
	Zero offset	[Rn]	Equivalent to [Rn,#0]		
	Register	[Rn, +/-Rm]{!}	·		
Post-indexed	Immediate offset	[Rn], #+/- <immed_8></immed_8>			
ļ	Register	[Rn], +/-Rm			

Addressing	Addressing Mode 4 - Multiple Data Transfer						
Block loa	d	Stack pop	)				
IA	Increment After	FD	Full Descending				
IB	Increment Before	ED	Empty Descending				
DA	Decrement After	FA	Full Ascending				
DB	Decrement Before	EA	Empty Ascending				
Block sto	re	Stack pus	ih				
IA	Increment After	EA	Empty Ascending				
IB	Increment Before	FA	Full Ascending				
DA	Decrement After	EĐ	Empty Descending				
DB	Decrement Before	FD	Full Descending				

Addressing Mode 5 - Coprocessor Data Transfer					
Pre-indexed	Immediate offset	[Rn, #+/- <immed_8*4>]{!}</immed_8*4>			
	Zero offset	[Rn]	Equivalent to [Rn,#0]		
Post-indexed	Immediate offset	[Rn], #+/- <immed_8*4></immed_8*4>	•		
Unindexed	No offset	[Rn], {8-bit copro. option}			

ARM architecture versions			
n	ARM architecture version n and above.		
nT, nJ	T or J variants of ARM architecture version n and above.		
M	ARM architecture version 3M, and 4 and above, except xM variants.		
пE	All E variants of ARM architecture version n and above.		
nE*	E variants of ARM architecture version $n$ and above, except xP variants.		
XS	XScale coprocessor instruction		

Immediate value	# <immed_8r></immed_8r>	
Logical shift left immediate	Rm, LSL # <shift></shift>	Allowed shifts 0-31
Logical shift right immediate	Rm, LSR # <shift></shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR # <shift></shift>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR # <shift></shift>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, RRX	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

PSR fields	(use at least one suffix)		
Suffix	Meaning		
С	Control field mask byte	PSR[7:0]	
£	Flags field mask byte	PSR[31:24]	
s	Status field mask byte	PSR[23:16]	
×	Extension field mask byte	PSR[15:8]	

Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
$_{ m PL}$	Positive or zero	Greater than or equal, or unordered
vs	Overflow	Unordered (at least one NaN operand)
vc	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Processor Modes			
16	User		
17	FIQ Fast Interrupt		
18	IRQ Interrupt		
19	Supervisor		
23	Abort		
27	Undefined		
31	System		

Pref	ixes for Parallel Instructions
S	Signed arithmetic modulo 28 or 216, sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Signed arithmetic, halving results Unsigned arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits
ŪQ	Unsigned saturating arithmetic
ŪΗ	Unsigned arithmetic, halving results

# ARM Addressing Modes Quick Reference Card

Coprocessor operations	§	Assembler	Action	Notes
Data operations	2	CDP(cond) <copr>, <opl>, CRd, CRn, CRm(, <op2>)</op2></opl></copr>	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <opi>, CRd, CRn, CRm{, <op2>}</op2></opi></copr>	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC(cond) <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRRC(cond) <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR(cond) <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MCRR{cond} <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6	MCRR2 <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	Cannot be conditional.
Load	2	LDC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative loads	5	LDC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.

#### **Proprietary Notice**

Words and logos marked with  $^{\odot}$  or  $^{\text{tw}}$  are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

#### **Document Number**

ARM QRC 0001H

#### Change Log

Issue A B C D E F G	Date June 1995 Sept 1996 Nov 1998 Oct 1999 Oct 2000 Sept 2001 Jan 2003 Oct 2003	By BJH BJH CKS CKS CKS CKS	Change First Release Second Release Third Release Fourth Release Fifth Release Sixth Release Fioth Release Fight Release
H	Oct 2003	CKS	Eighth Release