



**Coláiste na Tríonóide, Baile Átha Cliath**  
**Trinity College Dublin**

Ollscoil Átha Cliath | The University of Dublin

**Faculty of Engineering, Mathematics and Science**  
**School of Computer Science & Statistics**

**Integrated Computer Science**  
**Year 2 Annual Examinations**

**Trinity Term 2018**

**Microprocessor Systems**

**Saturday 12 May 2018**

**RDS Main Hall**

**09:30 – 11:30**

**Dr Mike Brady**

**Instructions to Candidates:**

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

**Materials permitted for this examination:**

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Explain the term "*Memory Hierarchy*". Give examples of some typical components of the memory hierarchy of a typical computer system and list their principal properties. [4 marks]
  - (b) What does the term *Memory Mapped Input/Output* mean? [2 marks]
  - (c) Give an account of the purpose, organisation and operation of a typical cache. Explain how memory locations might be mapped to it and explain how it flushes entries. [6 marks]
  - (d) Explain the operation of a typical three-stage pipelined processor such as the ARM processor you have been using in laboratories. [4 marks]
  - (e) Explain how branch or jump instructions can disrupt the operation of a processor's pipeline. What can be done to minimise this problem? [4 marks]
- 
2. (a) In the context of a typical Von-Neumann computer architecture, what does an *interface* do? [2 marks]
  - (b) What is the principal difference between a normal interface and a *Direct Memory Access (DMA)* interface? [2 marks]
  - (c) Write a subroutine to read the state of four switches each of which is connected to one bit of an eight-bit parallel interface whose address is equated to the label KEYS. The switches are connected to bits 0, 1, 2 and 3 respectively. The subroutine should return when a key has been pressed and it should return the bit number of the switch being pressed in R0. If more than one switch is pressed, the subroutine should return the value -1 in R0. Normally, when a switch is not pressed, the value of its corresponding bit is 1, and when it is pressed, the value is 0. [8 marks]
  - (d) Give a detailed outline, or write an extra subroutine to display the output of the above subroutine – a value between 0 and 3 in R0 – on a seven-segment display connected to an interface whose address is equated to the label DISPLAY. [8 marks]

3. (a) Given an interrupt that occurs at 500 microsecond intervals, write an interrupt handler that generates a square-wave output by setting an interface bit high for a specific number of 500 microsecond periods and then sets the interface bit low for the same number of periods before repeating the process. The interface is at a location whose address is equated to the label GEN and the relevant bit is bit 0. [10 marks]
- (b) What is meant by the "context" of a program? [2 marks]
- (c) Explain how a very simple two-thread scheduler can be built around a timed interrupt handler. Give a detailed description of the operation of the interrupt handler, including an explanation of all the data areas needed and how they are used. Pay particular attention to describing how the context of the programs that are being scheduled is managed. [8 marks]

## ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	◇	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(	8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>	)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[	k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M	]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◇ here.

# ARM® Instruction Set Quick Reference Card

Key to Tables			
(cond)	Refer to Table <b>Condition Field</b> . Omit for unconditional execution.	{end:address}	Can be BE (Big Endian) or LE (Little Endian).
<Operand2>	Refer to Table <b>Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.	<_mode2>	Refer to Table <b>Addressing Mode 2</b> .
<fields>	Refer to Table <b>PSR fields</b> .	<_mode2P>	Refer to Table <b>Addressing Mode 2 (Post-indexed only)</b> .
<PSRs>	Either CPSR (Current Processor Status Register) or SPSCR (Saved Processor Status Register)	<_mode3>	Refer to Table <b>Addressing Mode 3</b> .
(s)	Updates condition flags if S present.	<_mode4>	Refer to Table <b>Addressing Mode 4 (Block load or Stack pop)</b> .
C*, v*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	<_mode4S>	Refer to Table <b>Addressing Mode 4 (Block store or Stack push)</b> .
Q	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.	<reglist>	A comma-separated list of registers, enclosed in braces { and }.
GE	B meaning half-register [15:0], or T meaning [31:16].	<reglist+PC>	As <reglist>, must not include the PC.
x, y	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	+/-	Updates base register after data transfer if ! present.
<immed_8r>	RxS is Rx rotated 16 bits if X present. Otherwise, RxS is Rs.	+/-	+ or -, (+ may be omitted)
[x]	Refer to Table <b>Prefixes for Parallel Instructions</b>	\$	Refer to Table <b>ARM architecture versions</b> .
<prefix>	Refer to Table <b>Processor Modes</b>	<flags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
<p_mode>	R13 for the processor mode specified by <p_mode>	{r}	Rounds result to nearest; if R present, otherwise truncates result.
R13m			
Operation	Assembler	S updates	Action
<b>Arithmetic</b>			
<b>Add</b>			
with carry	ADD{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2
saturating	ADC{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2 + Carry
double saturating	5E QADD{cond} Rd, Rm, Rn		Rd := SAT(Rn + Rn)
<b>Subtract</b>			
with carry	SUB{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2
reverse subtract	SBC{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2 - NOT(Carry)
reverse subtract with carry	RSB{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn
saturating	RSC{cond}{s} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn - NOT(Carry)
double saturating	5E QSUB{cond} Rd, Rm, Rn		Rd := SAT(Rn - Rn)
<b>Multiply</b>			
and accumulate	2 MUL{cond}{s} Rd, Rm, Rs	N Z C*	Rd := (Rm * Rs) [31:0]
unsigned long	2 MLA{cond}{s} Rd, Rm, Rs, Rn	N Z C*	Rd := ((Rm * Rs) + Rn) [31:0]
unsigned accumulate long	M UMULL{cond}{s} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := unsigned(Rm * Rs)
unsigned double accumulate long	M UMLAL{cond}{s} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := unsigned(RdHi + RdLo + Rm * Rs)
Signed multiply long	M SMULL{cond}{s} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := signed(RdHi + RdLo + Rm * Rs)
and accumulate long	M SMLAL{cond}{s} RdLo, RdHi, Rm, Rs		
16 * 16 bit	5E SMULXY{cond} Rd, Rm, Rs		Rd := Rm[x] * Rs[y]
32 * 16 bit	5E SMULMY{cond} Rd, Rm, Rs		Rd := (Rm * Rs[y]) [47:16]
16 * 16 bit and accumulate	5E SMALMY{cond} Rd, Rm, Rs, Rn		Rd := Rn + Rm[x] * Rs[y]
32 * 16 bit and accumulate	5E SMALMY{cond} Rd, Rm, Rs, Rn		Rd := Rn + (Rm * Rs[y]) [47:16]
16 * 16 bit and accumulate long	5E SMLALXY{cond} RdLo, RdHi, Rm, Rs		RdHi, RdLo := RdHi, RdLo + Rm[x] * Rs[y]
Dual signed multiply, add and accumulate	6 SMLALD{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual signed multiply, subtract and accumulate	6 SMLALD{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual signed multiply, subtract and accumulate long	6 SMLALD{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Signed most significant word multiply and accumulate	6 SMUSD{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Signed most significant word multiply and accumulate	6 SMUSD{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Multiply with internal 40-bit accumulate packed halfword	6 SMUSL{X}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Count leading zeros	5 CLZ{cond} Rd, Rm		Rd := number of leading zeroes in Rm

## CS2021-1

Page 6 of 10

# ARM Instruction Set Quick Reference Card

Operation	Assembler	Action	Notes
<b>Pack</b>	Pack halfword bottom + top Pack halfword top + bottom	$Rd[15:0] := Rn[15:0], Rd[31:16] := (Rn[15:0] \ll 16) \gg 0-31$ $Rd[31:16] := Rn[31:16], Rd[15:0] := (Rn[31:16] \gg 16) \gg 0-31$	
<b>Signed extend</b>	Halfword to word Two bytes to halfwords	$Rd[31:0] := \text{SignExtend}(Rn[31:0], \text{sh} 0-3)$ $Rd[31:16] := \text{SignExtend}(Rn[31:16], \text{sh} 0-3)$ $Rd[15:0] := \text{SignExtend}(Rn[15:0], \text{sh} 0-3)$	
<b>Unsigned extend</b>	Halfword to word Two bytes to halfwords	$Rd[31:0] := \text{ZeroExtend}(Rn[31:0], \text{sh} 0-3)$ $Rd[31:16] := \text{ZeroExtend}(Rn[31:16], \text{sh} 0-3)$ $Rd[15:0] := \text{ZeroExtend}(Rn[15:0], \text{sh} 0-3)$	
<b>Signed extend with add</b>	Byte to word Halfword to word, add Two bytes to halfwords, add	$Rd[31:0] := \text{ZeroExtend}(Rn[31:0], \text{sh} 0-3)$ $Rd[31:16] := \text{ZeroExtend}(Rn[31:16], \text{sh} 0-3)$ $Rd[15:0] := \text{ZeroExtend}(Rn[15:0], \text{sh} 0-3)$	
<b>Unsigned extend with add</b>	Byte to word, add Halfword to word, add Two bytes to halfwords, add	$Rd[31:0] := Rn[31:0] + \text{SignExtend}(Rn[31:16], \text{sh} 0-3)$ $Rd[31:16] := Rn[31:16] + \text{SignExtend}(Rn[15:0], \text{sh} 0-3)$ $Rd[15:0] := Rn[15:0] + \text{SignExtend}(Rn[31:16], \text{sh} 0-3)$	
<b>Reverse bytes</b>	In word In both halfwords In low halfword, sign extend	$Rd[31:24] := Rn[7:0], Rd[23:16] := Rn[15:8], Rd[15:8] := Rn[23:16], Rd[7:0] := Rn[31:24]$ $Rd[31:24] := Rn[23:16], Rd[15:8] := Rn[7:0], Rd[7:0] := Rn[31:24]$ $Rd[31:16] := Rn[15:8], Rd[15:8] := Rn[31:16], Rd[7:0] := Rn[31:24]$	
<b>Select</b>	Select bytes	$Rd[7:0] := Rd[7:0] \text{ if } GE[0] = 1, \text{ else } Rd[7:0] := Rn[7:0]$ $Rd[31:16] := Rd[31:16] \text{ if } GE[1] = 1, \text{ else } Rd[31:16] := Rn[31:16]$	
<b>Branch</b>	Branch with link and exchange with link and exchange (1) with link and exchange (2)	$R15 := \text{label}$ $R14 := \text{address of next instruction}, R15 := \text{label}$ $R15 := Rn, \text{ Change to Thumb if } Rn[0] \text{ is } 1$ $R14 := \text{address of next instruction}, R15 := \text{label}, \text{ Change to Thumb if } Rn[0] \text{ is } 1$	label must be within $\pm 32\text{Mb}$ of current instruction. label must be within $\pm 32\text{Mb}$ of current instruction. Cannot be conditional. label must be within $\pm 32\text{Mb}$ of current instruction.
<b>Processor state change</b>	Change processor state Change processor mode Set endianness Store return state Return from exception Breakpoint Software interrupt	Disable specified interrupts, optional change mode. Enable specified interrupts, optional change mode. Sets endianness for loads and stores. <endianness> can be BE (Big Endian) or LE (Little Endian). $[R13n] := R14, [R13n + 4] := CPSR$ $PC := [Rn], CPSR := [Rn + 4]$ Pretch abort or enter debug state. Software interrupt processor exception.	Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. 24-bit value encoded in instruction.
<b>Software interrupt</b>	No operation	NONE	

# ARM Addressing Modes Quick Reference Card

Operation	Word	\$	Assembler	Action	Notes
Load	Word User mode privilege branch (§ 5T: and exchange)		LDR{cond} Rd, <a_mode2> LDR{cond} Rr Rd, <a_mode2> LDR{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend(byte from address)	Rd must not be R15. Rd must not be R15.
	Byte User mode privilege signed		LDR{cond} B Rd, <a_mode2> LDR{cond} Bt Rd, <a_mode2> LDR{cond} SB Rd, <a_mode3>	Rd := SignExtend(byte from address) Rd := ZeroExtend(halfword from address) Rd := SignExtend(halfword from address)	Rd must not be R15. Rd must not be R15. Rd must not be R15.
	Halfword signed	4	LDR{cond} H Rd, <a_mode3> LDR{cond} SH Rd, <a_mode3>	Rd := [address, R((+1)) := [address + 4]	Rd must not be R15.
	Doubleword signed	4	LDR{cond} D Rd, <a_mode3>	Rd := [address, R((+1)) := [address + 4]	Rd must not be R15.
	Doubleword Pop, or Block data load return (and exchange)	5F*	LDM{cond} <a_mode4> Rn{!}, <reglist-PC> LDM{cond} <a_mode4> Rn{!}, <reglist-PC> LDM{cond} <a_mode4> Rn{!}, <reglist-PC>	Load list of registers from [Rn] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, R15 := [address][31:1] Load registers, branch (§ 5T: and exchange), CPSR := SPSR	
Load multiple	and restore CPSR User mode registers Memory system hint	5F*	LDM{cond} <a_mode4> Rn{!}, <reglist-PC> PLD <a_mode2>	Load list of User mode registers from [Rn] Memory may prepare to load from address Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Use from exception modes only. Use from privileged modes only. Cannot be conditional. Rd, Rn must not be R15.
Soft preload	Memory system hint	5F*	PLD <a_mode2>		
Load exclusive	Semaphore operation	6	LDR{cond} Rd, [Rn]	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address][31:0] := Rd[31:0]	
Store	Word User mode privilege		STR{cond} Rd, <a_mode2> STR{cond} Rr Rd, <a_mode2> STR{cond} Bt Rd, <a_mode2>	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address][31:0] := Rd[31:0]	
	Byte User mode privilege		STR{cond} B Rd, <a_mode2> STR{cond} Bt Rd, <a_mode2>	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address][31:0] := Rd[31:0]	
	Halfword User mode privilege	4	STR{cond} H Rd, <a_mode3> STR{cond} SH Rd, <a_mode3>	[address] := Rd, [address + 4] := R((+1)) Store list of registers to [Rn] Store list of User mode registers to [Rn]	Rd must be even, and not R14.
	Doubleword Push, or Block data store User mode registers	5F*	STR{cond} D Rd, <a_mode3> STR{cond} <a_mode4> Rn{!}, <reglist> STR{cond} <a_mode4> Rn{!}, <reglist>	[Rd] := Rn if allowed, Rd := 0 if successful, else 1	Use from privileged modes only. Rd, Rn, Rd must not be R15.
	Semaphore operation	6	STR{cond} Rd, [Rn]	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address][31:0] := Rd[31:0]	
Store multiple	Push, or Block data store User mode registers	5F*	STR{cond} <a_mode4> Rn{!}, <reglist> STR{cond} <a_mode4> Rn{!}, <reglist>	[Rd] := Rn if allowed, Rd := 0 if successful, else 1	
Store exclusive	Semaphore operation	6	STR{cond} Rd, [Rn]	[address] := Rd [address] := Rd [address][7:0] := Rd[7:0] [address][15:0] := Rd[15:0] [address][31:0] := Rd[31:0]	
Swap	Word Byte	3 3	SWP{cond} Rd, Rm, [Rn] SWP{cond} B Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rd[7:0], Rd := temp	



## CS2021-1

Addressing Mode 2 - Word and Post-indexed	Unsigned Byte Data Transfer	
Immediate offset	[Rn, #, +/-<immed_12>{1}]	Equivalent to [Rn,#0]
Zero offset	[Rn]	
Register offset	[Rn, +/-<Rn>{1}]	Allowed shifts 0-31
Scaled register offset	[Rn, +/-<Rm, LSL #<shift>{1}>]	Allowed shifts 1-32
	[Rn, +/-<Rm, LSR #<shift>{1}>]	Allowed shifts 1-32
	[Rn, +/-<Rm, ASR #<shift>{1}>]	Allowed shifts 1-32
	[Rn, +/-<Rm, ROR #<shift>{1}>]	Allowed shifts 1-31
	[Rn, +/-<Rm, RRRX{1}>]	
Post-indexed	[Rn], #, +/-<immed_12>	
Immediate offset	[Rn], +/-<Rm	
Register offset	[Rn], +/-<Rm, LSL #<shift>	Allowed shifts 0-31
Scaled register offset	[Rn], +/-<Rm, LSR #<shift>	Allowed shifts 1-32
	[Rn], +/-<Rm, ASR #<shift>	Allowed shifts 1-32
	[Rn], +/-<Rm, ROR #<shift>	Allowed shifts 1-31

Addressing Mode 2 (Post-indexed only)		
Post-indexed	Immediate offset	
Zero offset	[Rn], #+/-<immed_12>	Equivalent to Rn,R#0
Register offset	[Rn], +/-Rm	Allowed shifts 0-31
Scaled register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 1-32
	[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
	[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
	[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
	[Rn], +/-Rm, REX	

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer		
Pre-indexed	Immediate offset [Rn, #+/-<immed_8>{1}]	Equivalent to [Rn,#0]
Zero offset	[Rn]	
Register	[Rn, +/-<Rm>{1}]	
Immediate offset	[Rn], #+/-<immed_8>	
Register	[Rn], +/-<Rm	

Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
1A	Increment After	FD	Full Descending
1B	Increment Before	ED	Empty Descending
1A	Decrement After	FA	Full Ascending
1B	Decrement Before	EA	Empty Ascending
Block store		Stack push	
1A	Increment After	FA	Empty Ascending
1B	Increment Before	ED	Full Descending
1A	Decrement After	FD	Empty Descending
1B	Decrement Before	EA	Full Ascending

Addressing Mode 5 - Coprocessor Data Transfer		
Pre-indexed	Immediate offset	[Rn, #+/-<immed_8*4>]{1}
Zero offset		[Rn]
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>
No offset		[Rn], {8-bit copro. option}
Unindexed		[Rn], {8-bit copro. option}

ARM architecture versions	
<i>n</i>	ARM architecture version <i>n</i> and above.
T, J	T or J variants of ARM architecture version <i>n</i> and above.
M	ARM architecture version 3M, and 4 and above, except xM variants.
ME	All E variants of ARM architecture version <i>n</i> and above.
ME*	E variants of ARM architecture version <i>n</i> and above, except xP variants.
XS	XScale coprocessor instruction

Flexible Operand 2		
Immediate value	#<immed_8?>	Allowed shifts 0-31
Logical shift left immediate	Rm, LSL, #<shift>	Allowed shifts 1-32
Logical shift right immediate	Rm, LSR, #<shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR, #<shift>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR, #<shift>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, REX	
Logical shift left register	Rm, LSL, Rs	
Logical shift right register	Rm, LSR, Rs	
Arithmetic shift right register	Rm, ASR, Rs	
Rotate right register	Rm, ROR, Rs	

PSR fields		(use at least one suffix)
Suffix	Meaning	
c	Control field mask byte	PSR7:0
f	Flags field mask byte	PSR31:24
s	Status field mask byte	PSR23:16
x	Extension field mask byte	PSR15:8

Condition Field		Condition	Description	VFPP
EQ	Equal		Equal	Equal
NE	Not equal		Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same		Greater than or equal, or unordered	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower		Less than	Less than
MI	Negative		Less than	Less than
PL	Positive or zero		Greater than or equal, or unordered	Greater than or equal, or unordered
VS	Overflow		Unordered (at least one NaN operand)	Unordered (at least one NaN operand)
VC	No overflow		Not unordered	Not unordered
HI	Unsigned higher		Greater than, or unordered	Greater than, or unordered
LS	Unsigned lower or same		Less than or equal	Less than or equal
GE	Signed greater than or equal		Greater than or equal	Greater than or equal
LT	Signed less than		Less than, or unordered	Less than, or unordered
GT	Signed greater than		Greater than	Greater than
LE	Signed less than or equal		Less than or equal, or unordered	Less than or equal, or unordered
AL	Always (normally omitted)		Always (normally omitted)	Always (normally omitted)

Processor Modes		Prefixes for Parallel Instructions
16	User	S Signed arithmetic modulo $2^8$ or $2^{16}$ , sets CFSR OE bits
17	FIQ Fast Interrupt	Q Signed saturating arithmetic
18	IRQ Interrupt	SH Signed arithmetic, halving results
19	Supervisor	SH Unsigned arithmetic modulo $2^8$ or $2^{16}$ , sets CFSR GE bits
23	Abort	UQ Unsigned saturating arithmetic
27	Undefined	UQ Unsigned arithmetic, halving results
31	System	

## ARM Addressing Modes Quick Reference Card

Coprocessor operations	§	Assembler	Action	Notes
Data operations	2	CDE{cond} <coprx>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDP2 <coprx>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MRC2 <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MREC{cond} <coprx>, <op1>, Rd, Rn, CRn	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MREC2 <coprx>, <op1>, Rd, Rn, CRn	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MCR2 <coprx>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MCR{cond} <coprx>, <op1>, Rd, Rn, CRn	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MCR2 <coprx>, <op1>, Rd, Rn, CRn	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative loads	5	LDC2 <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Alternative stores	5	STC2 <coprx>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

### Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

### Document Number

ARM QRC 0001H

### Change Log

Issue	Date	Change
A	June 1995	First Release
B	Sept 1996	Second Release
C	Nov 1998	Third Release
D	Oct 1999	Fourth Release
E	Oct 2000	Fifth Release
F	Sept 2001	Sixth Release
G	Jan 2003	Seventh Release
H	Oct 2003	Eighth Release