Hex Inverter

High-Performance Silicon-Gate CMOS


The SL74HCT04 may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The SL74HCT04 is identical in pinout to the LS/ALS04.

- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 µA



LOGIC DIAGRAM



PIN $14 = V_{CC}$ PIN 7 = GND

PIN ASSIGNMENT

AI [1.	14	v_{cc}
VI [2	13	A6
A2 [3	12	¥6
¥2 🛚	4	ш	A5
A3 [5	K)	Y5
¥3 🛚	ń	9	A4
gnd [7	δ	¥4

FUNCTION TABLE

Inputs	Output		
A	Y		
L	Н		
Н	L		

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
$V_{\rm IN}$	DC Input Voltage (Referenced to GND)	-1.5 to V _{CC} +1.5	V
V_{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V_{CC} +0.5	V
I_{IN}	DC Input Current, per Pin	±20	mA
I_{OUT}	DC Output Current, per Pin	±25	mA
I_{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P_{D}	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
$T_{ m L}$	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
$V_{\rm IN}, V_{\rm OUT}$	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_{A}	Operating Temperature, All Package Types	-55	+125	°C
t_r, t_f	Input Rise and Fall Time (Figure 1)	0	500	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

⁺Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

			V_{CC}	Guaranteed Limit			
Symbol	Parameter	Test Conditions	V	25 °C to -55°C	≤85 °C		Unit
V_{IH}	Minimum High-Level Input Voltage	V_{OUT} =0.1 V I_{OUT} \leq 20 μ A	4.5 5.5	2.0 2.0	2.0 2.0		V
$V_{\rm IL}$	Maximum Low -Level Input Voltage	$\begin{vmatrix} V_{\text{OUT}} = V_{\text{CC}} - 0.1 \text{ V} \\ I_{\text{OUT}} \le 20 \mu\text{A} \end{vmatrix}$	4.5 5.5	0.8 0.8	0.8 0.8		V
V_{OH}	Minimum High-Level Output Voltage	$\begin{vmatrix} V_{IN} = V_{IL} \\ I_{OUT} \end{vmatrix} \le 20 \mu\text{A}$	4.5 5.5	4.4 5.4	4.4 5.4		V
		$\begin{vmatrix} V_{\rm IN} = V_{\rm IL} \\ I_{\rm OUT} \end{vmatrix} \le 4.0 \text{mA}$	4.5	3.98	3.84	3.7	
V_{OL}	Maximum Low-Level Output Voltage	$\begin{vmatrix} V_{\rm IN} = V_{\rm IH} \\ I_{\rm OUT} \end{vmatrix} \le 20 \mu\text{A}$	4.5 5.5	0.1 0.1	0.1 0.1		V
		$V_{IN}=V_{IH}$ $ I_{OUT} \le 4.0 \text{ mA}$	4.5	0.26	0.33	3 0.4	
$I_{\rm IN}$	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	±1.0	μА
I_{CC}	Maximum Quiescent Supply Current (per Package)	$V_{\rm IN} = V_{\rm CC}$ or GND $I_{\rm OUT} = 0 \mu A$	5.5	1.0	10	40	μА
ΔI_{CC}	Quiescent Additional Supply Current	V_{IN} =2.4 V,Any One Input V_{IN} = V_{CC} or GND, Other Inputs		≥-55 °	C 25 °C to -55°C		mA
		I _{OUT} =0μA	5.5	2.9		2.4	

NOTE: Total Supply Current= I_{CC} + $\Sigma \Delta I_{CC}$.

$\textbf{AC ELECTRICAL CHARACTERISTICS}(V_{CC} = 5.0 \text{ V} \pm 10\%, C_L = 50 \text{pF}, Input \ t_r = t_f = 6.0 \ ns)$

		Gua			
Symbol	Parameter	25 °C to -55°C	≤85°C	≤125°C	Unit
t_{PLH}	Maximum Propagation Delay, Input A	15	19	22	ns
$t_{ m PHL}$	to Output Y (Figures 1 and 2)	17	21	26	
$t_{\mathrm{TLH}}, t_{\mathrm{THL}}$	Maximum Output Transition Time, Any Output (Figures 1 and 2)	15	19	22	ns
C_{IN}	Maximum Input Capacitance	10	10	10	pF

	Power Dissipation Capacitance (Per Inverter)	Typical @25°C,V _{CC} =5.0 V	
C_{PD}	Used to determine the no-load dynamic power consumption: PD=CPD VCC ² f+ICC VCC	22	pF





Figure 1. Switching Waveforms.



*Includes all probe and jig capacitance.

Figure 2. Test Circuit

EXPANDED LOGIC DIAGRAM (1/6 of the Device)

