'290, 'LS290 . . . DECADE COUNTERS
'293, 'LS293 . . . 4-BIT BINARY COUNTERS

 GND and V_{CC} on Corner Pins (Pins 7 and 14 Respectively)

description


The SN54290/SN74290, SN54LS290/SN74LS290, SN54293/SN74293, and SN54LS293/SN74LS293 counters are electrically and functionally identical to the SN5490A/SN7490A, SN54LS90/SN74LS90, SN5493A/SN7493A, and SN54LS93/SN74LS93, respectively. Only the arrangement of the terminals has been changed for the '290, 'LS290, '293, and 'LS293.

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '290 and 'LS290 and divide-by-eight for the '293 and 'LS293.


All of these counters have a gated zero reset and the '290 and 'LS290 also have gated set-to-nine inputs for use in BCD nine's complement applications.


To use the maximum count length (decade or four-bit binary) of these counters, the B input is connected to the Q_A output. The input count pulses are applied to input A and the outputs are as described in the appropriate function table. A symmetrical divide-byten count can be obtained from the '290 and 'LS290 counters by connecting the Q_D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q_A .

SN54290, SN54LS290, SN54293, SN54LS293 . . . J OR W PACKAGE SN74290, SN74293 . . . N PACKAGE SN74LS290, SN74LS293 . . . D OR N PACKAGE (TOP VIEW)




SN54LS290, SN54LS293 . . . FK PACKAGE (TOP VIEW)





NC - No internal connection

logic symbols†



 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



'290, 'LS290 BCD COUNT SEQUENCE (See Note A)

16	see i	AOTE	~,	
COUNT		OUT	PUT	
COUNT	αD	αç	σ_{B}	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	Н	L	L
5	L	Н	L	н
6	L	Н	н	L
7	L	н	Н	н
8	н	L	L	L
9	н	L	L	н

'290, 'LS290 BI-QUINARY (5-2) (See Note B)

		-,	
	OUT	PUT	
QA	σ_{D}	αc	σB
L	L	L	L
L	L	L	н
L	L	н	L
L	L	Н	н
L	н	L	L
н	L	L	ᆫ
н	L	L	н
н	L.	Н	L
н	L	н	н
н	н	Ł	L
	Q A	OUT OA OD L L L L L H H L H L H L	L L L L H L H L H L L H L L H L H

'290, 'LS290 RESET/COUNT FUNCTION TABLE

	RESET	INPUTS	3	•	TUC	PUT	
R ₀₍₁₎	R ₀₍₂₎	R ₉₍₁₎	R ₉₍₂₎	QD	α_{C}	αB	QA
Н	Н	L	X	L	L	L	L
н	н	×	L	L	L	L	L
х	×	н	н	н	L	L	н
х	L	×	L		co	UNT	
L	×	L	Х		CO	UNT	
L	×	×	L		СО	UNT	
х	L	L	X		СО	UNT	

'293, 'LS293 RESET/COUNT FUNCTION TABLE

RESET	INPUTS		OUT	PUT	
R ₀₍₁₎	R ₀₍₂₎	QD	QC	αB	QA
н	Н	L	L	L.	L
L	×		CO	TNL	
×	L		COL	TNL	

'293, 'LS293 COUNT SEQUENCE (See Note C)


		OUT	PUT	
COUNT	a_{D}	αc	QB	QA
0	L	L	L	L
1	L	L	L	Н
2	L	Ł	Н	L
3	L	L	н	Н
4	L	Н	L	L
5	L	Н	L	н
6	L	н	н	L
7	L	Н	н	Н
8	н	L	L	L
9	н	L	L	Н
10	н	L	н	L
11	н	L	н	Н
12	H.	н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	н	н	н


logic diagrams (positive logic)

NOTES: A. Output Ω_A is connected to input B for BCD count.

C. Output Q_A is connected to input B. D. H = high level, L = low level, X = irrelevant

B. Output QD is connected to input A for bi-quinary







Pin numbers shown are for D, J, N, and W packages.

The J and K inputs shown without connection are for reference only and are functionally at a high level.



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .																					7 V
Input voltage																				5	5.5 V
Interemitter voltage (see Note 2) .																					
Operating free-air temperature range:	S	N5	4′	Ci	rc	uit	S										-5	5°	C to	12	25°C
	S	N7	4'	Ci	rc	uit	s											0	°C	to 7	70°C
Storage temperature range																					50°C

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '290 circuit, it also applies between the two R9 inputs.

recommended operating conditions

			SN5	4'		SN74	,	<u>-</u>
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL				16			16	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count}	B input	0		16	0		16	IVIITZ
	A input	15			15			
Pulse width, tw	B input	30			30			ns
	Reset inputs	15		-	15			
Reset inactive-state setup time, t _{su}		25			25		-	ns
Operating free-air temperature, TA		-55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				t		′290			'293		
	PARAMETER		TEST CONDITIO	'NS'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN, I ₁ = -1	2 mA			-1.5			-1.5	V
VOH	High-level output voltage		V _{CC} = MIN, V _{IH} = V _{IL} = 0.8 V, I _{OH} =		2.4	3.4		2.4	3.4		V
VOL	Low-level output voltage		V _{CC} = MIN, V _{IH} = V _{IL} = 0.8 V, I _{OL} =			0.2	0.4		0.2	0.4	V
11	Input current at maximum inp	ut voltage	V _{CC} = MAX, V _I = 5.	5 V			1			1	mA
		Any reset					40			40]
Ιн	High-level input current	A input	$V_{CC} = MAX, V_1 = 2$	4 V			80			80	μΑ
		B input	1				120			80	
		Any reset					-1.6			-1.6	
HL	Low-level input current	A input	$V_{CC} = MAX, V_{I} = 0$.4 V			-3.2			-3.2	mA
		B input	1				-4.8			-3.2]
	Ch 8		V	SN54'	-20		-57	-20		-57	mA
los	Short-circuit output current §		V _{CC} = MAX	SN74'	-18		-57	-18		-57	1 ""
Icc	Supply current		V _{CC} = MAX, See No	te 3		29	42		26	39	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

switching characteristics, VCC = 5 V, TA = 25°C

	FROM	то	TEST CONDITIONS		′290			'293		UNIT
PARAMETER#	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	O.V.
	Α	QΑ		32	42		32	42		MHz
f _{max}	В	QΒ		16			16			1411.12
t _{PLH}	Α	0.			10	16		10	16	ns
^t PHL	1 ^	·QΑ			12	18		12	18	
t _{PLH}	^	0-			32	48		46	70	ns
^t PHL	Α	σ_{D}	C. = 15 = E		34	50		46	70	1
^t PLH		0	$C_L = 15 pF$, $R_L = 400 \Omega$,		10	16		10	16	ns
tPHL.	В	QΒ	See Note 4		14	21		14	21	1,13
tPLH .		_	See Note 4		21	32		21	32	ns
tPHL	В	σC			23	35		23	35	113
tPLH			1		21	32		34	51	ns
tPHL	В	σD			23	35		34	51	1113
tPHL	Set-to-0	Any	1		26	40		26	40	ns
tPLH	1	Q_A, Q_D	1		20	30				ns
tPHL.	Set-to-9	Q _B , Q _C	1		26	40] '''

 $^{\#}f_{max}$ = maximum count frequency



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ} \text{C}$.

Not more than one output should be shorted at a time.


[¶]Q_A outputs are tested at I_{OL} = 16 mA plus the limit value of I_{IL} for the B input. This permits driving the B input while maintaining full fan-out capability.

tpLH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 5)											7 V
Input voltage: R inputs											7 V
A and B inputs											5.5 V
Operating free-air temperature range: SN54LS290, SN54LS29	3							-5	5°(C to	125°C
SN74LS290, SN74LS29	3								0	°C t	:o 70°C
Storage temperature range								-6	5°(C to	150°C

NOTE 5: Voltage values are with respect to network ground terminal.

recommended operating conditions

		\$	N54LS	,	:	SN74LS	3	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400			-400	μΑ
Low-level output current, IOL				4			8.	mA
	A input	0		32	0		32	MHz
Count frequency, f _{count}	B input	0		16	0		16	IVITIZ
	A input	15			15			
Pulse width, tw	8 input	30			30			ns
	Reset inputs	30			30			
Reset inactive-state setup time, t _{su}	A	25			25			ns
Operating free-air temperature, TA		-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					. +		SN54LS	•		SN74LS	,	
	PARAMET	ER	TES	ST CONDITIONS	51	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level inpu	t voltage				2			2			٧
VIL	Low-level input	voltage						0.7			0.8	V
VIK	Input clamp vo		V _{CC} = MIN,	I _I = -18 mA				-1.5			-1.5	V
	High-level outp		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V,		2.5	3.4		2.7	3.4		v
VOL	Low-level outp	ut voltage	V _{CC} = MIN, V _{IL} = V _{IL} max	V _{1H} = 2 V,	I _{OL} = 4 mA¶		0.25	0.4		0.25	0.4	V
		Any reset	V _{CC} = MAX,	V ₁ = 7 V	1.05			0.1			0.1	
	Input current	A input						0.2			0.2	1
Ч	at maximum	B of 'LS290	V _{CC} = MAX,	V _i = 5.5 V				0.4			0,4	mA
	input voltage	B of 'LS293		·				0.2			0.2]
		Any reset						20			20	
	High-level	A input	l. <i>.</i>					40			40	
ΙН	input current	B of 'LS290	V _{CC} = MAX,	V _I = 2.7 V				80			80	μΑ
		B of 'LS293						40			40	
		Any reset						-0.4			-0.4	
	Low-level	A input	1	V: = 0.4.V				-2.4			-2.4	mA
HL	input current	B of 'LS290	V _{CC} = MAX,	$V_1 = 0.4 V$				-3.2			-3.2] ""^
		B of 'LS293						-1.6			-1.6	
los	Short-circuit or	utput current§	V _{CC} = MAX			-20		-100	-20		-100	mA
100	Supply ourrent		V _{CC} = MAX,	See Note 3	'LS290		9	15		9	15	mA
1CC	Supply current		ACC - MWV	366 14016 3	'LS293	1	9	15		9	15	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM	то	T) TEST CONDITIONS	'LS290			'LS293			UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	TYP	MAX	OIVIT
fmax	Α	QA	C _L = 15 pF, R _L = 2 kΩ, See Note 4	32	42		32	42		MHz
	В	QB		16			16			
^t PLH	A	QA			10	16		10	16	ns
^t PHL					12	18		12	18	
tPLH	А	α _D			32	48		46	70	ns
tPHL					34	50		46	70	
tPLH	В	QB			10	16		10	16	ns
^t PHL					14	21		14	21	
tPLH	В	ac			21	32		21	32	ns
^t PHL					23	35		23	35	
tpLH	В	α _D			21	32		34	51	ns
tPHL					23	35		34	51	
tPHL	Set-to-0	Any			26	40		26	40	ns
tPLH .	Set-to-9	Q_A, Q_D			20	30				ns
¹₽HL		QB, QC			26	40				

[#]fmax = maximum count frequency

NOTE 4: Load circuits and voltage waveforms are shown in Section 1.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{\Delta} = 25^{\circ}$ C.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

[¶]QA outputs are tested at specified IOL plus the limit value of IIL for the B input. This permits driving the B input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated