Performance of Parallel Systems

Lecture 05

Outline

- Goals and Factors
- Execution Time
 - Sequential
 - Parallel
- Speedup and Efficiency
- Scalability
 - Problem Constrained Scaling
 – Amdahl's Law (1967)
 - Time Constrained Scaling

 Gustafson's Law (1987)
- Communication Time
- Performance Analysis

— [CS3210 - AY2021S1 - L05]

Performance: Two Viewpoints

"Computer X is *faster* than Computer Y"

- Fast = Response Time (user)
 - The duration of a program execution is shorter
- Fast = Throughput (computer manager)
 - More work can be done in the same duration

[CS3210 - AY2021S1 - L05]

Performance Goals

- Users: reduced response time
 - Time between the start and termination of the program

- Computer managers: high throughput
 - Average number of work units executed per unit time, e.g. jobs per second, transactions per second

[CS3210 - AY2021S1 - L05]

Performance Factors

Depend on many and complex interactions among factors

Programming Model

define how the programmer can code an algorithm

Computational Model

provide an analytical method for *designing and evaluating algorithms* on a *given* architectural model

Architectural Model

include interconnection network, memory organization, synchronous or asynchronous processing, execution mode

Machine Model

provide a description of hardware and OS

oss in performance

abstraction

[CS3210 - AY2021S1 - L05]

Response Time in Sequential Systems

What is wall-clock time?

- Response time of a program A:
 - 1. User CPU time: time CPU spends for executing program
 - 2. System CPU time: time CPU spends executing OS routines
 - 3. Waiting time: I/O waiting time and the execution of other programs because of time sharing
- We ignore
 - waiting time: depends on the load of the computer system
 - system CPU time: depends on the OS implementation

— [CS3210 - AY2021S1 - L05]

User CPU Time

- Depends on
 - Translation of program statements by the compiler into instructions
 - Execution time for each instruction

$$Time_{user}(A) = N_{cycle}(A) \times Time_{cycle}$$
(1)

$Time_{user}(A)$	User CPU time of a program A		
$N_{cycle}(A)$	Total number of CPU cycles needed for all instructions		
Time _{cycle}	Cycle time of CPU (clock cycle time = $\frac{1}{clock \ rate}$)		

- [CS3210 - AY2021S1 - L05]

User CPU Time

But instructions may have different execution times

For a program with n types of instructions, I1,..., In

$$N_{cycle}(A) = \sum_{i=1}^{n} n_i(A) \times CPI_i$$

$n_i(A)$	number of instructions of type I _i
CPI_i	average number of CPU cycles needed for instructions of type I _i

- [CS3210 - AY2021S1 - L05]

User CPU Time

Thus, using CPI

$$Time_{user}(A) = N_{instr}(A) \times CPI(A) \times Time_{cycle}$$
 ...(2)

CPI(A)	depends on the internal organization of the CPU, memory system, and compiler
$N_{instr}(A)$	Total number of instructions executed for A Depends on the architecture of the computer system and the compiler

— [CS3210 - AY2021S1 - L05]

Example: CPI for a Program

Suppose a program A has two possible translations:

	Instr	uction c	lasses		
$CPI_1 = 1, CPI_2 = 2, CPI_3 = 3$			Sum of the		
Translation	${\cal I}_1$	\mathcal{I}_2	\mathcal{I}_3	instructions	$n_{ m cycle}$
1	2	1	2	5	10
2	4	1	1	6	9

What is the corresponding CPI?

[CS3210 - AY2021S1 - L05

Refinement with Memory Access Time

Equation (1) with memory access time:

$$Time_{user}(A) = \left(N_{cycle}(A) + N_{mm_cycle}(A)\right) \times Time_{cycle}$$


- N_{mm_cycle}(A): number of additional clock cycles due to memory accesses
- Consider a one-level cache:

$$N_{mm_cycle}(A) = N_{read_cycle}(A) + N_{write_cycle}(A)$$

$$N_{read_cycle}(A) = N_{read_op}(A) \times R_{read_miss}(A) \times N_{miss_cycles}(A)$$

** $N_{write_cycle}(A)$ is similar

Memory Access: Illustration




- Terminology:
 - LLC = last level cache
 - Cache line/block = each block
 of memory content in cache
 - Mapping = mechanism used to store and locate a memory block in cache


[CS3210 - AY2021S1 - L05]

Memory Access Workflow

Read access (load) workflow



Write access (store)



Refinement with Memory Access Time

Equation (2) can be extended:

$$Time_{user}(A) = (N_{instr}(A) \times CPI(A) + N_{rw_op}(A) \times R_{miss}(A) \times N_{miss_cycles}) \times$$

$$Time_{cycle}$$

$N_{rw_op}(A)$	total number of read or write operations		
$R_{miss}(A)$	(read and write) miss rate		
N _{miss_cycles}	number of additional cycles needed for loading a new cache line		

Average Memory Access Time

$$T_{read_access}(A) = T_{read_hit} + R_{read_{miss}}(A) \times T_{read_miss}$$

$T_{read_access}(A)$	average read access time of a program A		
T _{read_hit}	time for a read access to the cache irrespective of hit or miss (additional time is captured in misses)		
$R_{read_{miss}}(A)$	cache read miss rate of a program A		
T_{read_miss}	read miss penalty time		

— [CS3210 - AY2021S1 - L05]

Average Memory Access Time

- Equation shown can be applied to:
 - Multiple level of cache
 - Virtual memory
- Two-level Cache example:

$$T_{read_access}(A) = T_{read_hit}^{L1} + R_{read_miss}^{L1}(A) \times T_{read_miss}^{L1}$$

$$T_{read_miss}^{L1}(A) = T_{read_hit}^{L2} + R_{read_miss}^{L2}(A) \times T_{read_miss}^{L2}$$

Global miss rate:

$$R^{L1}_{read_miss}(A) \times R^{L2}_{read_miss}(A)$$

Example

- Processor for which each instruction takes two cycles to execute
- The processor uses a cache for which the loading of a cache block takes 100 cycles
- Program A for which the (read and write) miss rate is 2% and in which 33% of the instructions executed are load and store operations
- Scenarios Execution time when
 - No cache
 - Double clock rate while loading a cache block is 200 cycles

[CS3210 - AY2021S1 - L05]

Throughput: Million-Instruction-Per-Second

$$MIPS(A) = \frac{N_{instr}(A)}{Time_{user}(A) \times 10^6}$$

$$MIPS(A) = \frac{clock_frequency}{CPI(A) \times 10^6}$$

- Drawbacks:
 - Consider only the number of instructions
 - Easily manipulated (how?)

[CS3210 - AY2021S1 - L05]

MIPS vs. Execution Time

Example:

- Processor X with three instruction classes containing instructions which require 1, 2, or 3 cycles for their execution, respectively.
- Clock rate is 2GHz
- Using two different compilers for a program lead to two different machine programs A₁ and A₂ with the following numbers of instructions from the different classes:

Program	\mathcal{I}_1	\mathscr{I}_2	\mathscr{I}_3
A_1	$5 \cdot 10^9$	$1 \cdot 10^9$	$1 \cdot 10^9$
A_2	$10 \cdot 10^9$	$1 \cdot 10^9$	$1 \cdot 10^9$

Million-Floating point-Operation-Per-Second

$$MFLOPS(A) = \frac{N_{fl_ops}(A)}{Time_{user}(A) \times 10^6}$$


 $N_{fl_ops}(A)$: number of floating point operations in program A

- Drawback:
 - No differentiation between different types of floating point operations
- Pondering / Exploration:
 - How are the top 500 supercomputers decided?
 - How do we compare two computer system "fairly"?

SPEEDUP

— [CS3210 - AY2021S1 - L05]

Parallel Execution Time



- Consists of:
 - Time for executing local computations
 - Time for exchange of data between processors
 - Time for synchronization between processors
 - Waiting time
 - Unequal load distribution of the processors
 - Wait to access a shared data structure

- [CS3210 - AY2021S1 - L05]

Parallel Program: Cost

Cost of a parallel program with input size n executed on p processors:

$$C_p(n) = p \times T_p(n)$$

 C_p(n) measures the total amount of work performed by all processors, i.e. processor-runtime product

 A parallel program is cost-optimal if it executes the same total number of operations as the fastest sequential program

- [CS3210 - AY2021S1 - L05]

Parallel Program: Speedup

- Measure the benefit of parallelism
 - A comparison between sequential and parallel execution time

$$S_p(n) = \frac{T_{best_seq}(n)}{T_p(n)}$$

■ Theoretically, $S_p(n) \le p$ always holds

- In practice, $S_p(n) > p$ (superlinear speedup) can occur:
 - e.g. problem working task "fits" in the cache

Best Sequential Algorithm: Difficulties

Best sequential algorithm may not be known

 There exists an algorithm with the optimum asymptotic execution time, but other algorithms lead to lower execution times in practice

Complex implementation for the fastest algorithm

Parallel Program: Efficiency

 Actual degree of speedup performance achieved compared to the maximum

$$E_p(n) = \frac{T_*(n)}{C_p(n)} = \frac{S_p(n)}{p} = \frac{T_*(n)}{p \times T_p(n)}$$

- We use T_* as a shorthand for T_{best_seq}
- Ideal speedup $S_p(n) = p$

$$\rightarrow E_p(n) = 1$$

SCALABILITY

— [CS3210 - AY2021S1 - L05]

Understanding Scalability

- Interaction between the size of the problem and the size of the parallel computer
 - Impact on load balancing, overhead, arithmetic intensity, locality of data access
 - Application dependent
- Fixed problem size and the machine
 - Small problem size:
 - Parallelism overheads dominate parallelism benefits
 - Problem size may be appropriate for a small machine, but inappropriate for large one
 - Large problem size: (problem size chosen to be appropriate for large machine)
 - Key working set may not "fit" in small machine (causing thrashing to disk, or key working set exceeds cache capacity, or can't run at all)

Scaling Constraints

- Application-oriented scaling properties (specific to application)
 - Particles per processor
 - Transactions per processor
 - In practice, problem size is a combination of parameters, not only one number
- Resource-oriented scaling properties
 - Problem constrained scaling (PC): use a parallel computer to solve the same problem faster
 - 2. Time constrained scaling (TC): completing more work in a fixed amount of time
 - 3. Memory constrained scaling (MC): run the largest problem possible without overflowing main memory

Amdahl's Law (1967)



Speedup of parallel execution is limited by the fraction of the algorithm that cannot be parallelized (f).


- $f(0 \le f \le 1)$ is called the sequential fraction
- Also known as fixed-workload performance

- The most well-known law for discussing speedup performance
 - Applicable at all levels of parallelism

— [CS3210 - AY2021S1 - L05]

Illustration: Relay Race (Tortoise and Hare)

- Suppose the hare and tortoise form a relay race team:
 - What determines the fastest time to complete the race?



- [CS3210 - AY2021S1 - L05]

Amdahl's Law: Implication

Sequential execution time:

Sequential	Parallel
$f \times T_*(n)$	$(1-f)\times T_*(n)$

Parallel execution time:


Sequential
$$P_0$$
 P_1 P_2 P_3 P_4 P_5 P_6 P_7 P_8 P_9

$$f \times T_*(n) \qquad \frac{(1-f) \times T_*(n)}{p}$$

$$S_p(n) = \frac{T_*(n)}{f \times T_*(n) + \frac{1-f}{p} T_*(n)} = \frac{1}{f + \frac{1-f}{p}} \le \frac{1}{f}$$

[CS3210 - AY2021S1 - L05]

Illustration: Amdahl's Law



— [CS3210 - AY2021S1 - L05] picture taken from wikipedia

Amdahl's Law: Implications

Manufacturers are discouraged from making large parallel computers

 More research attention was shifted towards developing parallelizing compilers that reduces sequential fraction

Amdahl's Law: Rebuttal

- However, in many computing problems, f is not a constant
 - Commonly dependent on problem size n
 - \rightarrow **f** is a function of **n**, **f**(**n**)
- An effective parallel algorithm is:

$$\lim_{n\to\infty}f(n)=0$$

Thus, speedup

$$\lim_{n\to\infty} S_p(n) = \frac{p}{1+(p-1)f(n)} = p$$

→ Amdahl's Law can be circumvented for large problem size!

- [CS3210 - AY2021S1 - L05]

Gustafson's Law (1988)

- There are certain applications where the main constraint is execution time
 - e.g. weather forecasting, chess program, etc
 - Higher computing power is used to improve accuracy / better result
- If f is not a constant but decreases when problem size increases, then


$$S_p(n) \leq p$$

- [CS3210 - AY2021S1 - L05]

Gustafson's Law

- T_f = constant execution time for sequential part
- τ_ν(n, p) = execution time of the parallelizable part for a problem of size n and p processors

$$S_p(n) = \frac{\tau_f + \tau_v(n, 1)}{\tau_f + \tau_v(n, p)}$$



Assume parallel program is perfectly parallelizable (without overheads), then

$$\tau_v(n, 1) = T^*(n) - \tau_f \text{ and } \tau_v(n, p) = (T^*(n) - \tau_f)/p$$

$$S_p(n) = \frac{\tau_f + T^*(n) - \tau_f}{\tau_f + (T^*(n) - \tau_f)/p} = \frac{\frac{\tau_f}{T^*(n) - \tau_f} + 1}{\frac{\tau_f}{T^*(n) - \tau_f} + \frac{1}{p}}$$

if T*(n) increases strongly monotonically with n, then

$$\lim_{n\to\infty} S_p(n) = p$$

Simplified first look


COMMUNICATION TIME

— [CS3210 - AY2021S1 - L05]

Message Transmission: Sender

Sending processor


- To send a message
 - Message is copied into a system buffer
 - A checksum is computed
 - A header is added to the message
 - A timer is started and the message is sent out
- After sending the message
 - If acknowledgment message arrives, release the system buffer
 - If the timer has elapsed, the message is re-sent
 - Restart timer, possibly with a longer time



Message Transmission: Receiver

Receiving processor

 Message is copied from the network interface into a system buffer




- Compare computed checksum and received checksum
 - Mismatch: discard the message; re-sent after the sender timer has elapsed
 - Identical: message is copied from the system buffer into the user buffer; application program gets a notification and can continue execution

Performance Measures

Measure	Definition	Unit
Bandwidth	Maximum rate at which data can be sent	bits (bytes) per
		second
Byte transfer time	Time to transmit a single byte	Seconds/byte
Time of flight	Time the first bit arrived at the receiver (channel propagation delay)	second
Transmission time	Time to transmit a message	second
Transport latency	Total time to transfer a message = transmission time + time of flight	second
Sender overhead	Time of computing the checksum, appending the header, and executing the routing algorithm	second
Receiver	Time of checksum comparison and generation of an	second
overhead	acknowledgment	
Throughput	Effective bandwidth	bits (bytes) per
		second

— [CS3210 - AY2021S1 - L05]

Total Latency of a Message of Size m



$$T(m) = O_{send} + T_{delay} + m/B + O_{recv} = T_{overhead} + m/B = T_{overhead} + t_B*m$$

where B is network bandwidth,

 T_{delay} = time first bit to arrive at receiver no checksum error and network contention and congestion, $T_{overhead}$ (= O_{send} + T_{delay} + O_{recv}) is independent of the message size; t_{B} (=1/B) is the byte transfer time

- [CS3210 - AY2021S1 - L05]

PERFORMANCE ANALYSIS

— [CS3210 - AY2021S1 - L05]

Experimentation Challenges

- Experiment with writing and tuning your own parallel programs
 - Many times, we obtain misleading results or tune code for a workload that is not representative of real-world use cases
- Start by setting your application performance goals
 - Response time, throughput, speedup?
 - Determine if your evaluation approach is consistent with these goals

[CS3210 - AY2021S1 - L05]

Tips & Tricks

- Try the simplest parallel solution first and measure performance to see where you stand
- Performance analysis strategy
 - Determine what limits performance:
 - Computation
 - Memory bandwidth (or memory latency)
 - Synchronization
 - Establish the bottleneck

Possible Bottlenecks

- Instruction-rate limited: add "math" (non-memory instructions)
 - Does execution time increase linearly with operation count as math is added?
- Memory bottleneck: remove almost all math, but load same data
 - How much does execution-time decrease?
- Locality of data access: change all array accesses to A[0]
 - How much faster does your code get?
- Sync overhead: remove all atomic operations or locks
 - How much faster does your code get? (provided it still does approximately the same amount of work)

- [CS3210 - AY2021S1 - L05]

Summary

- Sequential versus parallel execution time
- Concepts of speedup and efficiency
- Fixed problem size and fixed time scalability
- Simple communication overhead modelling

- Reading
 - Main text: chapter 4