ISTANBUL TECHNICAL UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BLG 222E

Computer Organization Project Report

Project NO : 2

Due Date : 24.05.2023

GROUP NO: G37

GROUP MEMBERS:

150200075 : Matay AYDIN

150200096 : Mustafa KIRCI (Group Representative)

150200916 : Denis Iurie DAVIDOGLU

SPRING 2023

Contents

1	Introduction				1	
2	Pro	roject				
	2.1	Design	1		1	
	2.2	Fetch	Decode		1	
	2.3	Instru	ctions		2	
		2.3.1	Sample Instruction		2	
		2.3.2	AND Instruction		3	
		2.3.3	OR Instruction		3	
		2.3.4	NOT Instruction		4	
		2.3.5	ADD Instruction		4	
		2.3.6	SUB Instruction		4	
		2.3.7	LSR Instruction		5	
		2.3.8	LSL Instruction		5	
		2.3.9	INC Instruction		5	
		2.3.10	DEC Instruction		6	
		2.3.11	BRA Instruction		6	
		2.3.12	BNE Instruction		7	
		2.3.13	MOV Instruction		7	
		2.3.14	LD Instruction		7	
		2.3.15	ST Instruction		8	
		2.3.16	PUL Instruction		8	
		2.3.17	PSH Instruction		9	
3	Test	ting			9	
4	Con	clusio	n		18	

1 Introduction

Computers can be different by their architecture, instruction sets, peripherals and performance. Although it seems like every architectures are doing the same thing, the way an operation executes could vary significantly under the hood. Some architectures could have limited number of instructions and others may have limited number of registers.

This project aims to implement a hardwired control unit and 16 instructions for CPU system using Verilog HDL. Control unit, as the name suggest, will modify control inputs of the ALU system according to the instructions it reads from the memory. The ALU system from project 1 will be used for arithmetic logic operations in this project.

2 Project

2.1 Design

CPU system is simply made out of 2 parts. Those are control unit and ALU system. Since ALU system implementation details are out of scope for this project, only control unit will be explained in detail.

Control unit is works in basically 2 parts. Those are fetch decode cycle and instruction cycle. Fetch and decode cycles have fixed number of clock cycles but number instruction cycles depend on the type of the instruction. Every cycle is explained in great detail below.

2.2 Fetch Decode

 $T[0]: IR(0-7) \leftarrow M[PC]$

- Instruction register is enabled and its function is set to LOAD.
- Lower part(0-7) of the instruction register is selected.
- Memory is enabled and memory mode is set to read.
- Program counter is connected to memory address input.
- Only program counter and past program counter are enabled in address register file.
- Address register file function is set to INCREMENT.
- Every register in register file is disabled.
- Sequence counter function is set to INCREMENT.

 $T[1]: IR(8-15) \leftarrow M[PC]$

- Instruction register is enabled and its function is set to LOAD.
- Upper part(8-15) of the instruction register is selected.
- Memory is enabled and memory mode is set to read.
- Program counter is connected to memory address input.
- Only program counter and past program counter are enabled in address register file.
- Address register file function is set to INCREMENT.
- Every register in register file is disabled.
- Sequence counter function is set to INCREMENT.

T[2]

- Memory is disabled
- Sequence counter function is set to INCREMENT.
- Every register in the CPU except sequence counter register is disabled.

2.3 Instructions

Every instruction is implemented into an if block and that if block will execute only if the corresponding decoded instruction op code is evaluated to 1. How every instruction gets executed is explained below.

2.3.1 Sample Instruction

To better illustrate the operation, the indices of x, y, and z are assigned to decoder signals, and the indices of a, b, and c are assigned to the register of the corresponding register file.

•
$$x, y, z \in [0, 3]; a = x, b = y, c = z$$

$$T_3K_0S1_xS2_yD_z : (RF)R_c \leftarrow (RF)R_a \wedge (RF)R_b, SC \leftarrow 0$$

$$[(RF)FunSel = 01, MuxCSel = 1, O1 = (4 + x)_2, O2 = (4 + y)_2]$$

•
$$x, y \in [0, 3], z \in [4, 7]; a = x, b = y, c = z - 4$$

$$T_3K_0S1_xS2_yD_z : (ARF)R_c \leftarrow (RF)R_a \wedge (RF)R_b, SC \leftarrow 0$$

$$[(ARF)FunSel = 01, MuxCSel = 1, O1 = (4 + x)_2, O2 = (4 + y)_2]$$

•
$$y \in [0,3], x, z \in [4,7]; a = x - 4, b = y, c = z - 4$$

$$T_3K_0S1_xS2_yD_z : (ARF)R_c \leftarrow (ARF)R_a \wedge (RF)R_b, SC \leftarrow 0$$

$$[(ARF)FunSel = 01, MuxCSel = 0, OutA = (x)_2, O2 = (4 + y)_2]$$

•
$$y, z \in [0, 3], x \in [4, 7]; a = x - 4, b = y, c = z$$

$$T_3K_0S1_xS2_yD_z : (RF)R_c \leftarrow (ARF)R_a \wedge (RF)R_b, SC \leftarrow 0$$

$$[(RF)FunSel = 01, MuxCSel = 0, OutA = (x)_2, O2 = (4 + y)_2]$$

Control signals that are common in all cases are listed below:

$$[(ALU)FunSel = 0111, MuxASel = 00, MuxBSel = 00, MemCS = 1, IR_E = 0]$$

2.3.2 AND Instruction

 $T[3] \&\& K[0]: DSTREG \leftarrow SREG1 AND SREG2$

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.
- Source register 1 and source register 2 are connected from corresponding module's output to ALU's input.
- ALU's function is set to AND.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.3 OR Instruction

T[3] && K[1]: DSTREG \leftarrow SREG1 OR SREG2

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.

- Source register 1 and source register 2 are connected from corresponding module's output to ALU's input.
- ALU's function is set to OR.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.4 NOT Instruction

 $T[3] \&\& K[2]: DSTREG \leftarrow NOT SREG$

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.
- Source register is connected from corresponding module's output to ALU's input.
- ALU's function is set to NOT.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.5 ADD Instruction

T[3] && K[3]: DSTREG \leftarrow SREG1 ADD SREG2

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.
- Source register 1 and source register 2 are connected from corresponding module's output to ALU's input.
- ALU's function is set to ADD.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.6 SUB Instruction

T[3] && K[4]: DSTREG \leftarrow SREG1 SUB SREG2

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.

• Source register 1 and source register 2 are connected from corresponding module's output to ALU's input.

• ALU's function is set to SUB.

• Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.7 LSR Instruction

T[3] && K[5]: DSTREG \leftarrow LSR SREG

• MUXA and MUXB are set to select output of ALU.

• Destination registers are enabled and their corresponding module's function is set to LOAD.

• Source register is connected from corresponding module's output to ALU's input.

• ALU's function is set to LSR.

• Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.8 LSL Instruction

 $T[3] \&\& K[6]: DSTREG \leftarrow LSL SREG$

• MUXA and MUXB are set to select output of ALU.

• Destination registers are enabled and their corresponding module's function is set to LOAD.

• Source register is connected from corresponding module's output to ALU's input.

• ALU's function is set to LSL.

• Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.9 INC Instruction

 $T[3] \&\& K[7]: DSTREG \leftarrow SREG$

• MUXA and MUXB are set to select output of ALU.

• Destination registers are enabled and their corresponding module's function is set to LOAD.

5

- Source register is connected from corresponding module's output to ALU's input.
- ALU's function is set to A (NO_CHANGE).
- Memory is disabled and instruction register is disabled.

 $T[4] \&\& K[7]: DSTREG \leftarrow DSTREG + 1$

- Corresponding module of destination register's function is selected to INCREMENT.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.10 DEC Instruction

 $T[3] \&\& K[8]: DSTREG \leftarrow SREG$

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.
- Source register is connected from corresponding module's output to ALU's input.
- ALU's function is set to A (NO_CHANGE).
- Memory is disabled and instruction register is disabled.

T[4] && K[8]: DSTREG \leftarrow DSTREG - 1

- Corresponding module of destination register's function is selected to DECRE-MENT.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.11 BRA Instruction

 $T[3] \&\& K[9]: PC \leftarrow VALUE$

- Register file registers are disabled.
- Address register file input is connected to input register outure (value).
- PC register is enabled in Address register file.
- Address register file function is set to LOAD.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.12 BNE Instruction

$$T[3] \&\& K[10]: IF Z == 0: PC \leftarrow VALUE$$

- Register file registers are disabled.
- Address register file input is connected to input register ouput (value).
- PC register is enabled in Address register file.
- Address register file function is set to LOAD.
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

$$T[3] \&\& K[10]: IF Z == 1: PC \leftarrow VALUE$$

• Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.13 MOV Instruction

$$T[3] \&\& K[11]: DSTREG \leftarrow SREG$$

- MUXA and MUXB are set to select output of ALU.
- Destination registers are enabled and their corresponding module's function is set to LOAD.
- Source register is connected from corresponding module's output to ALU's input.
- ALU's function is set to A or B depending on the source register (NO₋CHANGE).
- Memory is disabled, sequence counter is cleared and instruction register is disabled.

2.3.14 LD Instruction

$$T[3] \&\& K[12]: Rx \leftarrow VALUE$$

- Corresponding Rx in register file is enabled.
- Register file function is set to LOAD.
- If I is 0 (immediate address):

Register file input is connected to instruction register's output.

• If I is 1 (direct address):

Register file input is connected to the memory output.

Memory address input is connected to address register in address register file.

Memory is enabled and memory mode is set to READ.

- Every register in address register file is disabled.
- Sequence counter is cleared and instruction register is disabled.

2.3.15 ST Instruction

 $T[3] \&\& K[13]: VALUE \leftarrow Rx$

- Memory is enabled and memory mode is set to WRITE.
- Memory address input is connected to address register in address register file.
- Memory input is connected to ALU's output.
- ALU's B input is connected to Rx.
- ALU's function is set to B (NO_CHANGE).
- Every register in address register file is disabled.
- Sequence counter is cleared and instruction register is disabled.

2.3.16 PUL Instruction

T[3] && K[14]: $SP \leftarrow SP + 1$, $Rx \leftarrow M[SP]$

- Register file input is connected to memory output.
- Only Rx is enabled in register file.
- Register file function is set to LOAD.
- Memory address input is connected to address register in address register file.
- Memory is enabled and memory mode is set to READ.
- Stack pointer in address register file is enabled.
- Adress register file function is set to INCREMENT.
- Sequence counter is cleared and instruction register is disabled.

2.3.17 PSH Instruction

 $T[3] \&\& K[15]: SP \leftarrow SP - 1$

- Memory mode is set to read.
- Only stack pointer in the address register file is enabled.
- Address register file function is set to DECREMENT.
- Instruction register is disabled.

 $T[4] \&\& K[15]: M[SP] \leftarrow Rx$

- Memory is enabled and memory mode is set to WRITE.
- Memory address input is connected to stack pointer register.
- Every register in address file register is disabled.
- ALU's input is connected to Rx in the register file.
- ALU's function is set to Rx (B, NO₋CHANGE) and connected to memory input.
- Sequence counter is cleared and instruction register is disabled.

3 Testing

Trying instructions on their own is not enough to ensure the overall proper function of our computer with more complex programs. Therefore, we developed an assembler in C programming language, which parses an assembly program, finds labels, calculates the correct positions in memory, translates all symbols to machine code and outputs binary and hexadecimal .mem files. Our assembler ignores all vertical and horizontal white-space, as well as the comments inserted by the # symbol. It can also recognize some errors in the assembly code and print error messages. It has two pseudo-instructions, ORG and END, and an extra instruction HLT, which was implemented in the Verilog design as well. ORG takes a hexadecimal value as a parameter, which represents the address location of the next instruction. Therefore, it is easy for a programmer to describe the contents of different parts of memory. END is optional, and it tells the assembler to stop at that line and to not process anything after it. Finally, the extra HLT instruction is important because it makes the machine stop execution and allow inspecting the results. In memory, it has hexadecimal value of 0xFFFF, and this value is checked by the control unit after the fetch and decode cycle. If the halt instruction is detected, then


\$writememh and **\$finish** is called in Verilog.

```
C assembler.c X
assembler > C assembler.c > 🙆 OpcodeTable
              //printf("%s\n", hex_buffer);
               fprintf(memory\_file, \ "%c%c\n", \ hex\_buffer[2], \ hex\_buffer[3], \ hex\_buffer[0], \ hex\_buffer[1]);
369
370
               for (int j = 8; j < 16; j++)
                  fprintf(bin_memory_file, "%d", BIN_RAM[i][j]);
371
               fprintf(bin_memory_file, "\n");
372
               for (int j = 0; j < 8; j++)
373
                   fprintf(bin_memory_file, "%d", BIN_RAM[i][j]);
374
375
               fprintf(bin_memory_file, "\n");
376
377
           fclose(assembly_file);
378
379
           fclose(memory_file);
           fclose(bin_memory_file);
380
381
           printf("RAM.mem and BIN_RAM.mem were created.\n");
382
383
              printf("Warning, \ the \ program \ does \ not \ have \ a \ HLT \ instruction\n");
384
385
386
```


Last lines of our assembler program

The simple loop example given in the assignment was slightly modified and automatically assembled. Modifications include adding previously mentioned custom instructions, removing address mode specifiers for all instructions except LD (because it is the only one which does offer to choose the addressing mode), as well as assigning locations between 0xB0 and 0xBA with some data.


```
1
          BRA 0x28
                     # This instruction is written to the memory address 0x00,
2
                     # The first instruction must be written to the address 0x28
3
4
          ORG 0x28
          LD R1 IM 0x0A # This first instruction is written to the address 0x28,
5
6
                       # R1 is used for iteration number
          LD R2 IM 0x00 # R2 is used to store total
          LD R3 IM 0xB0
8
9
          MOV AR R3
                       # AR is used to track data address: starts from 0xB0
10 LABEL: LD R3 D
                       # R3
                               M[AR] (AR = 0xB0 to 0xBA)
11
          ADD R2 R2 R3 # R2
                               R2 + R3 (Total = Total + M[AR])
12
          INC AR AR
                       # AR
                               AR + 1 (Next Data)
13
          DEC R1 R1
                       # R1
                               R1
                                      1 (Decrement Iteration Counter)
14
          BNE LABEL # Go back to LABEL if Z=0 (Iteration Counter > 0)
15
          INC AR AR
                       # AR
                               AR + 1 (Total will be written to OxBB)
16
          ST R2
                     # M[AR]
                                R2 (Store Total at 0xBB)
17
          HLT
18
19
          ORG 0xB0 # place some values at 0xB0
20
          0x01
21
          0x02
22
          0x03
23
          0x04
24
          0x05
25
          END
```



(a) Beginning of execution



(b) End of execution



(c) Differences in memory

Loop example program's results


After the execution, our computer writes 0x0F to the memory, which is indeed the sum of values between the addresses 0xB0 and 0xBA.

As an example from our part, we present a solution to a LeetCode easy question in our computer's assembly language:

```
1 # https://leetcode.com/problems/search-insert-position/
 2 # Given a sorted array of distinct integers and a target value,
 3 # return the index if the target is found. If not, return the
 4 # index where it would be if it were inserted in order.
 7 # initialize the stack
 8 LD R1 IM OxFF
 9 MOV SP R1
10 # load the target to R1
11 LD R1 IM TARGET
12 MOV AR R1
13 LD R1 D
14\ \text{\#} load the array pointer to AR
15 LD R2 IM ARRAY
16 MOV AR R2
17
18 LOOP_1: BRA IS_SMALLER
19 RETURN: PUL R3 # take the result of the function
20
             LD R4 IM 0x01 # check if true
21
             SUB R2 R3 R4
22
             BNE CONTINUE_3
23
             BRA EXIT
24 CONTINUE_3: INC AR AR
25
             INC AR AR
26
             # check if the end of array is reached
27
             LD R3 D
28
             MOV R3 R3
29
             BNE LOOP_1
             BRA EXIT
30
31
32 # R1 - Target, R2 - Value-to-Compare, R3 - Limit, R4 - Guessing Pointer
33 IS_SMALLER: MOV R4 R1
                             # set the guessing pointer as the target initially
34 LOOP_2: LD R2 D
                             # R2 stores the value currently pointed
             SUB R3 R2 R4
35
36
             BNE CONTINUE_1
37
             BRA RETURN_TRUE # if guessing pointer reaches the value-to-compare
```

```
38
                           # before overflow, the result is true
39 CONTINUE_1: LD R3 IM OxFF # store limit
40
             SUB R2 R3 R4
41
             BNE CONTINUE_2
42
             BRA RETURN_FALSE # if guessing pointer reaches the limit without
43
                             # finding the value-to-compare, the result is false
44 CONTINUE_2: INC R4 R4
             BRA LOOP_2
45
46 RETURN_FALSE: LD R3 IM 0x00
47
                PSH R3 # push false
48
                BRA RETURN
49 RETURN_TRUE: LD R3 IM 0x01
50
                 PSH R3 # push true
51
                 BRA RETURN
52
53
         # save result
54 EXIT: LD R1 IM ARRAY
55
          SUB R1 AR R1
         LSR R1 R1
56
         INC R1 R1
57
58
          LD R2 IM RESULT
         MOV AR R2
59
          ST R1
60
          # clear stack
61
62
         LD R1 IM 0x00
63
         PSH R1
64
         PUL R1
65
          HLT
66
67
          ORG OxDO
68 TARGET: 0x99
69 ARRAY: 0x13
70
          0x15
71
          0x3A
72
          0x51
73
          0x58
74
          0x9E
75
          0xA5
76 RESULT: 0x00
77
          END
```


To find a specific element in an array, one must be able to compare the values. However, in our instruction set we have just one conditional branch, the BNE instruction, which branches if the ALU output is not zero. The program would have been much shorter if we made use of hardware optimization. Instead, we wrote a subroutine called IS_SMALLER, which compares the registers R1 and R2, and pushes either true or false to the stack. Later in the main loop, the returned value is pulled and decisions are made. The main loop continues to search for a suitable position in array, and when it finds, the program jumps to the EXIT routine. There, some operations are performed before the output can be stored. The value returned by the program is the index where the target was found or can be inserted, with one as the first index of the array. The program functions correctly as it can be seen from the figures below:



Test with input 0x00. Since it is the smallest, it should be inserted to the first position.

```
dawidogg@debian11: ~/Documents/storageD/ITU/4thsemes
ASM search_insert_position.asm M X
                             ⅎ
Project1 > assembly_programs > ASM
                            dawidogg@debian11:~/Documents/storageD/ITU/4thsemes
                             ects/Project1$ ./run search_insert_position.asm
  67
                 ORG 0xD0
                            VCD info: dumpfile dump.vcd opened for output.
       TARGET: 0x13
  68
                            control unit.v:166: $finish called at 257000 (1ps)
  69
       ARRAY:
                 0x13
  70
                 0x15
  71
                 0x3A
                             а5
                 0x51
  72
                             00
                 0x58
                             // 0x000000e0
  73
  74
                 0x9E
  75
                 0xA5
                             00
       RESULT: 0x00
  76
                             00
                             00
  77
                 END
```

Test with input 0x13. Here we found the target, and the result is its position, one.




Test with input 0x14. Target is placed between 0x13 and 0x15, and gets the second position.

```
dawidogg@debian11: ~/Documents/storageD/ITU/4thsemes
ASM search_insert_position.asm M X
                             ∄
Project1 > assembly_programs > ***
                           dawidogg@debian11:~/Documents/storageD/ITU/4thsemes
                             ects/Project1$ ./run search_insert_position.asm
                ORG 0xD0
  67
                           VCD info: dumpfile dump.vcd opened for output.
       TARGET: 0x53
  68
                            control unit.v:166: $finish called at 46691000 (1ps
  69
       ARRAY:
                0x13
                                RAM OUT.mem 2023-05-24 02:45:19.405790641 +0300
  70
                0x15
  71
                0x3A
                            а5
                0x51
  72
                            00
                                0x000000e0
  73
                0x58
                0x9E
  74
  75
                0xA5
                             00
       RESULT: 0x00
  76
                             00
                END
                             00
  77
```

Test with input 0x53. Output is the 5th position.

```
ASM search_insert_position.asm M X
                                  dawidogg@debian11: ~/Documents/storageD/ITU/4thseme:
                           dawidogg@debian11:~/Documents/storageD/ITU/4thseme
Project1 > assembly_programs > ASM
                             ects/Project1$ ./run search insert position.asm
  67
                 ORG 0xD0
                            VCD info: dumpfile dump.vcd opened for output.
       TARGET: 0xFF
  68
                            control_unit.v:166: $finish called at 1369000 (1ps)
  69
       ARRAY:
                 0x13
  70
                 0x15
  71
                 0x3A
                             a5
                 0x51
  72
                             00
  73
                 0x58
                             // 0x000000e0
  74
                 0x9E
  75
                 0xA5
                             00
  76
       RESULT: 0x00
                             00
  77
                 END
                             00
```

Test with input 0xFF. It is the biggest value, so it is placed to the end of array, at the 8th position.



Waveform at the moment when the output is stored.

4 Conclusion

In conclusion, this project helped us gain a deeper understanding of basic computer and how it works. By designing our own control unit, we were able to implement our instructions. To test our implementations, we created machine codes for input and evaluated the results of each instruction. Overall, this project has been an excellent learning experience that has helped us develop our skills in basic computer organization and Verilog.