

# Verification of Transmon Qubits using Cadence Virtuoso

Dawit Yerdea

## Introduction

The primary objective of this work was to design and verify a Superconducting Quantum Circuit using industry-standard Electronic Design Automation (EDA) tools. The project focused on the development of Transmon Qubits, which are critical components in circuit-based quantum computing due to their reduced sensitivity to charge noise.


The design workflow involved an integrated approach starting from Qiskit Metal for initial geometry generation, followed by the migration of the design into Cadence Virtuoso for physical layout refinement and verification. Within the Virtuoso environment, the layout hierarchy was managed through Flattening techniques to enable interactive editing and connectivity-driven design.

Key milestones of the work included:

- **GDS Integration:** Successfully importing the layout data and ensuring all 32 hierarchy levels were accurately loaded.
- **Connectivity Assignment:** Defining electrical nets by assigning Pins and Labels to the qubit pads to facilitate further simulation.
- **Geometric Validation:** Utilizing the Ruler tool to confirm that the physical dimensions (e.g., 700x500 units) align with the design specifications.
- **Physical Verification:** Executing a Batch Check which confirmed 0 violations in critical areas such as Antenna effects and Symmetry, ensuring the chip is ready for fabrication.

This report details the step-by-step methodology, the challenges encountered during GDS translation, and the final verification results that validate the chip's readiness for manufacturing.


## Verification of Transmon Qubits using Cadence Virtuoso



Pic1. The design library window shows the quantum\_final library GDS file has successfully imported, the layout is ready.

## Verification of Transmon Qubits using Cadence Virtuoso



The design was successfully finalized by assigning connectivity labels (Q1\_pad, Q2\_pad) within Virtuoso Layout XL. I initiated Physical Verification (DRC) to ensure manufacturing feasibility. The design is now ready for GDSII Stream-out or Electromagnetic (EM) simulation to verify the qubit coherence properties.



Pic2. Layout shows the Qubits labeled as Q1\_pad to the left and Q2\_pad to the right.

## Verification of Transmon Qubits using Cadence Virtuoso


Following the labeling process, geometric verification was performed. Using the Ruler tool, I confirmed that the qubit pad dimensions and the gap between the resonator and the qubit are consistent with the design specifications. This ensures that the GDS translation maintains the required precision for superconducting circuit performance.



Pic3. Ruler tools to measure the qubits to confirm they have the same dimensions with the code I wrote in qiskit\_metal.

## Verification of Transmon Qubits using Cadence Virtuoso


I performed a comprehensive Batch Check on the finalized layout using the Virtuoso Batch Checker. The results confirmed zero violations across all critical parameters, including Antenna effects and Symmetry rules for the Meta11 layer. This validation ensures that the Transmon Qubit design adheres to the foundry's manufacturing constraints and is ready for GDSII stream-out.



Pic4. Back check setting to finalize the layout- to make sure it's ready to be fabricated.

## Verification of Transmon Qubits using Cadence Virtuoso

The workflow concluded with a Physical Verification phase. A Batch Check was executed in Virtuoso Layout XL to validate connectivity and fabrication rules. The design successfully passed all checks, confirming that the Transmon Qubit geometry is ready for the next phase of the quantum hardware development cycle.



```
Virtuoso® Studio IC23.1 - Log: /home/017497103@SJSUAD.SJSU.EDU/CDS.log
File Tools Options Help cadence

*****
INFO: Router used all 32 hierarchy levels for loading the layout data.
*****
Begin check_connectivity...
  Processed 0 with 0 success(es) and 0 failure(s)
  Graph-based connectivity verified on 0 net(s), 0 loops and 0 dangles found on 0 net(s)
End check_connectivity 0.0s (kernel), 0.0s (user), 0.0s (elapsed), 2733.5MB vm, 2733.5MB peak vm
Processed 0 symmetric net pairs and 0 self symmetric nets
Metal1:ALL -- 0 symmetry area violations found.
rteCheckAntenna(?cv db:0x2eece11a ?all t ?model list("OXIDE1"))
  Begin Antenna Checks...
Model: OXIDE1
  Metal Layers
    Layer Metal1  PAR violations: 0          CAR violations: 0
    Layer Metal2  PAR violations: 0          CAR violations: 0
    Layer Metal3  PAR violations: 0          CAR violations: 0
    Layer Metal4  PAR violations: 0          CAR violations: 0
    Layer Metal5  PAR violations: 0          CAR violations: 0
    Layer Metal6  PAR violations: 0          CAR violations: 0
    Layer Metal7  PAR violations: 0          CAR violations: 0
    Layer Metal8  PAR violations: 0          CAR violations: 0
    Layer Metal9  PAR violations: 0          CAR violations: 0
    Layer Metal10 PAR violations: 0          CAR violations: 0
    Layer Metal11 PAR violations: 0          CAR violations: 0
  Cut Layers
    Layer Cont    PAR violations: 0          CAR violations: 0
    Layer Via1    PAR violations: 0          CAR violations: 0
    Layer Via2    PAR violations: 0          CAR violations: 0
    Layer Via3    PAR violations: 0          CAR violations: 0
    Layer Via4    PAR violations: 0          CAR violations: 0
    Layer Via5    PAR violations: 0          CAR violations: 0
    Layer Via6    PAR violations: 0          CAR violations: 0
    Layer Via7    PAR violations: 0          CAR violations: 0
    Layer Via8    PAR violations: 0          CAR violations: 0
    Layer Via9    PAR violations: 0          CAR violations: 0
    Layer Via10   PAR violations: 0          CAR violations: 0
Total Violations: 0
  End Antenna Checks: #Nets: 0 #Violating nets: 0 #Violations: 0 #Violated pins: 0 Completed in 0.0s (elapsed), 0.0s/
0.0s/0.0s (user/kernel/total CPU) 2733.5meg

*****
*INFO* WSP|SP Check Active: Run Complete
*****

||mouse L: mouseSingleSelectPt() M: lxHiDefineDeviceCorr() R: _lxHiMousePopUp()
1 >
```

Pic5. shows the log file that all runs were successfully completed.

# Verification of Transmon Qubits using Cadence Virtuoso

## Appendix

The Qiskit Metal GUI (Graphical User Interface) served as a critical visualization tool during the design phase, providing a real-time graphical representation of the underlying Python code. This interactive environment allowed me for immediate observation of how specific parameter adjustments impacted the transmon qubit geometry and chip layout. By bridging the gap between programmatic script and physical structure, the GUI provided me a deeper understanding of the design's logic and ensured that the generated GDS data accurately reflected the intended quantum circuit specifications before it was exported to Cadence Virtuoso.

