
EE228 – HW1 Report 10-bit pipeline ADC & DAC using ideal components & VerilogA

Muhammad Aldacher


Student ID: 011510317

(1) <u>Using Ideal Components</u>


Sample & Hold circuit




Comparator




1-bit ADC




10-bit ADC




10-bit DAC




Testbench for the ADC & the DAC




Test Results: Analog Waveforms



Test Results: Digital Outputs from ADC




Test Results: DFT from Cadence




Output Waveform reconstructed from sampled data


Matlab:



Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 64$)




Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 33$)




(2) Using VerilogA Blocks


10-bit ADC & DAC




Test Results: Analog Waveforms




Test Results: Digital Outputs from ADC




Test Results: DFT from Cadence




Matlab: Output Waveform reconstructed from sampled data



Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 64$)



Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 33$)





Matlab & VerilogA Codes

VerilogA: Sample & Hold

```
// VerilogA for SampleAndHold
'include "constants.vams"
'include "disciplines.vams"
module VerilogA SampleAndHold(clk,vin,vmin,vout);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
parameter real clk_threshold = 0.9;
                                                      //vdd is 1.8v
input clk,vin,vmin;
output vout;
electrical vout, vin, vmin, clk;
real v;
analog begin
                 // Sampling Phase (+1 is for rising edge, -1 is for falling edge)
                  @(cross(V(clk) - clk threshold, -1))
                                   v = V(vin) - V(vmin);
                  V(vout) <+ transition(v,delay,ttime);
end
endmodule
```

VerilogA: 1-bit ADC

end

```
// VerilogA for ADC Ideal 10bit Pipeline, VerilogA 1bit ADC, veriloga
'include "constants.vams"
'include "disciplines.vams"
module VerilogA 1bit ADC(dout,vout,vdd,vss,vmin,vmax,vin);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
inout vdd, vss;
input vin;
input vmin, vmax;
output vout, dout;
electrical dout, vout, vdd, vss, vmin, vmax, vin;
real vref,v_result,d_result;
analog begin
                 vref = (V(vmax) - V(vmin))/2;
```

```
if(V(vin) > vref) begin
                                     d result = V(vdd)/V(vdd);
                                    v result = (V(vin) - vref)*2;
                                     end
                  else begin
                                     d result = 0;
                                     v result = (V(vin))*2;
                                     end
                  V(vout) <+ transition(v result,delay,ttime);</pre>
                  V(dout) <+ transition(d_result,delay,ttime);
endmodule
```

VerilogA: 10-bit DAC

```
// VerilogA for ADC Class, IdealDAC 10bit, veriloga
                                                                                                                                                                                                                                                                                analog begin
 'include "constants.vams"
                                                                                                                                                                                                                                                                                                                                             d 9 = V(d9)*512;
 'include "disciplines.vams"
                                                                                                                                                                                                                                                                                                                                            d 8 = V(d8)*256;
                                                                                                                                                                                                                                                                                                                                             d7 = V(d7)*128;
 module
                                                                                                                                                                                                                                                                                                                                            d 6 = V(d6)*64;
IdealDAC 10bit(d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,vout,vdd,vss,vmin,vma
                                                                                                                                                                                                                                                                                                                                            d 5 = V(d5)*32;
x);
                                                                                                                                                                                                                                                                                                                                            d 4 = V(d4)*16;
                                                                                                                                                                                                                                                                                                                                            d 3 = V(d3)*8;
 parameter real vtrans=0.5;
                                                                                                                                                                                                                                                                                                                                            d 2 = V(d2)*4;
 parameter real delay = 0;
                                                                                                                                                                                                                                                                                                                                            d 1 = V(d1)*2;
 parameter real ttime = 1p;
                                                                                                                                                                                                                                                                                                                                            d 0 = V(d0)*1;
inout vdd, vss;
                                                                                                                                                                                                                                                                                                                                             result =
input d0,d1,d2,d3,d4,d5,d6,d7,d8,d9;
                                                                                                                                                                                                                                                                               ((d_9+d_8+d_7+d_6+d_5+d_4+d_3+d_2+d_1+d_0) * ((V(vmax)-d_1+d_2)) * ((V(vmax)-d_2+d_2)) * ((V(vmax)-d_2+d_2+d_2)) * ((V(vmax)-d_2+d_2+d_2)) * ((V(vmax)-d_2+d_2+d_2+d_2)) * ((V(vmax)-d_2+d_2+d_2+d_2
                                                                                                                                                                                                                                                                                V(vmin))/(1023))) + V(vmin);
input vmin, vmax;
output vout;
                                                                                                                                                                                                                                                                                                                                            V(vout) <+ transition(result,delay,ttime);</pre>
 electrical vout,vdd,vss,d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,vmin,vmax;
                                                                                                                                                                                                                                                                                 end
real result,d_0,d_1,d_2,d_3,d_4,d_5,d_6,d_7,d_8,d_9;
                                                                                                                                                                                                                                                                                 endmodule
```

Matlab Code: for DFT

```
clc; close all;
% data = importdata('verilogA DAC output.csv');
data = importdata('ideal DAC output.csv');
t = data(:,1);
x = data(:,2);
plot(t,x,'linewidth',2); grid on;
xlabel('time(s)'); ylabel('Voltage(V)')
FS = 1;
fs = 100e6;
fnvquist = fs/2;
N = length(x);
cycles = 31;
fx = (cycles/N)*fs;
Afs = 1:
% spectrum
% PrettyFFT Gives ENOB, SNDR, SFDR, SNR
figure
prettyFFT(x); grid on;
figure
s = abs(fft(x))
p = s(1:(N/2)+1);
p = 2*p/N/FS;
f = [0:(N/2)]
stem(f,p,'linewidth',2); grid on;
```

```
figure
f = [0:N-1]
s = 20*log10(2*s/N/FS)
plot(f,s,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')

figure
m = s(1:(N/2)+1);
f = [0:(N/2)]
plot(f,m,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')
```