


EE228 – HW1 Report
10-bit pipeline ADC & DAC
using ideal components & VerilogA

Muhammad Aldacher
Student ID: 011510317


(1)

Using Ideal Components


Sample & Hold circuit




Comparator




1-bit ADC




10-bit ADC



10-bit DAC




Testbench for the ADC & the DAC



Test Results: Analog Waveforms

Transient Response


Sun Feb 11 22:53:34 2018




Test Results:

Digital Outputs from ADC


Transient Response




Test Results: DFT from Cadence




Matlab: Output Waveform reconstructed from sampled data



Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 64$)




Matlab: Output spectrum using DFT (from N = 1 \rightarrow 33)



(2)

Using VerilogA Blocks


10-bit ADC & DAC



Test Results: Analog Waveforms

Transient Response


Sun Feb 11 11:40:09 2018



Test Results:

Digital Outputs from ADC


Transient Response




Test Results: DFT from Cadence

DFT of DAC output: DFT of input


Sun Feb 11 11:40:09 2018



Matlab: Output Waveform reconstructed from sampled data




Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 64$)



Matlab:

Output spectrum using DFT (from $N = 1 \rightarrow 33$)





Matlab & VerilogA Codes

VerilogA: Sample & Hold

```
// VerilogA for SampleAndHold

`include "constants.vams"
`include "disciplines.vams"

module VerilogA_SampleAndHold(clk,vin,vmin,vout);

parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
parameter real clk_threshold = 0.9;           //vdd is 1.8v

input clk,vin,vmin;
output vout;

electrical vout,vin,vmin,clk;

real v;

analog begin

    // Sampling Phase (+1 is for rising edge, -1 is for falling edge)
    @(cross(V(clk) - clk_threshold, -1))
        v = V(vin) - V(vmin);

    V(vout) <+ transition(v,delay,ttime);

end

endmodule
```


VerilogA: 1-bit ADC

```
// VerilogA for ADC_Ideal_10bit_Pipeline, VerilogA_1bit_ADC, veriloga
```

```
`include "constants.vams"
```

```
`include "disciplines.vams"
```

```
module VerilogA_1bit_ADC(dout,vout,vdd,vss,vmin,vmax,vin);
```

```
parameter real vtrans=0.5;
```

```
parameter real delay = 0;
```

```
parameter real ttime = 1p;
```

```
inout vdd,vss;
```

```
input vin;
```

```
input vmin, vmax;
```

```
output vout,dout;
```

```
electrical dout,vout,vdd,vss,vmin,vmax,vin;
```

```
real vref,v_result,d_result;
```

```
analog begin
```

```
    vref = (V(vmax) - V(vmin))/2;
```

```
    if(V(vin) > vref) begin
```

```
        d_result = V(vdd)/V(vdd);
```

```
        v_result = (V(vin) - vref)*2;
```

```
    end
```

```
    else begin
```

```
        d_result = 0;
```

```
        v_result = (V(vin))*2;
```

```
    end
```

```
    V(vout) <+ transition(v_result,delay,ttime);
```

```
    V(dout) <+ transition(d_result,delay,ttime);
```

```
end
```

```
endmodule
```

VerilogA: 10-bit DAC

```
// VerilogA for ADC_Class, IdealDAC_10bit, veriloga
```

```
`include "constants.vams"
```

```
`include "disciplines.vams"
```

```
module
```

```
IdealDAC_10bit(d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,vout,vdd,vss,vmin,vmax);
```

```
parameter real vtrans=0.5;
```

```
parameter real delay = 0;
```

```
parameter real ttime = 1p;
```

```
inout vdd,vss;
```

```
input d0,d1,d2,d3,d4,d5,d6,d7,d8,d9;
```

```
input vmin, vmax;
```

```
output vout;
```

```
electrical vout,vdd,vss,d0,d1,d2,d3,d4,d5,d6,d7,d8,d9,vmin,vmax;
```

```
real result,d_0,d_1,d_2,d_3,d_4,d_5,d_6,d_7,d_8,d_9;
```

```
analog begin
```

```
d_9 = V(d9)*512;
```

```
d_8 = V(d8)*256;
```

```
d_7 = V(d7)*128;
```

```
d_6 = V(d6)*64;
```

```
d_5 = V(d5)*32;
```

```
d_4 = V(d4)*16;
```

```
d_3 = V(d3)*8;
```

```
d_2 = V(d2)*4;
```

```
d_1 = V(d1)*2;
```

```
d_0 = V(d0)*1;
```

```
result =
```

```
((d_9+d_8+d_7+d_6+d_5+d_4+d_3+d_2+d_1+d_0) * ((V(vmax)-  
V(vmin))/(1023))) + V(vmin) ;
```

```
V(vout) <+ transition(result,delay,ttime);
```

```
end
```

```
endmodule
```

Matlab Code: for DFT

```
clc; close all;
% data = importdata('verilogA_DAC_output.csv');
data = importdata('ideal_DAC_output.csv');
t = data(:,1);
x = data(:,2);
plot(t,x,'linewidth',2); grid on;
xlabel('time(s)'); ylabel('Voltage(V)')
```

```
FS = 1;
fs = 100e6;
fnyquist = fs/2;
N = length(x);
cycles = 31;
fx = (cycles/N)*fs;
Afs = 1;
```

```
% spectrum
% PrettyFFT Gives ENOB, SNDR, SFDR, SNR
figure
prettyFFT(x); grid on;
```

```
figure
s = abs(fft(x))
p = s(1:(N/2)+1);
p = 2*p/N/FS;
f = [0:(N/2)]
stem(f,p,'linewidth',2); grid on;
```

```
figure
f = [0:N-1]
s = 20*log10(2*s/N/FS)
plot(f,s,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')
```

```
figure
m = s(1:(N/2)+1);
f = [0:(N/2)]
plot(f,m,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')
```