Block or report user

Report or block dawsonjon

Hide content and notifications from this user.

Contact Support about this user’s behavior.

Report abuse

Popular repositories

  1. Chips-2.0

    FPGA Design Suite based on C to Verilog design flow.

    Python 168 23

  2. fpu

    synthesiseable ieee 754 floating point library in verilog

    Verilog 81 34

  3. FPGA-TX

    FPGA based transmitter

    Verilog 34 5

  4. FPGA-radio

    Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC

    VHDL 22 1

  5. verilog-math

    Mathematical Functions in Verilog

    Verilog 15 4

  6. Chips-Demo

    Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.

    Verilog 5 9

5 contributions in the last year

Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Mon Wed Fri

Contribution activity

October 2018

dawsonjon has no activity yet for this period.

September 2018

Seeing something unexpected? Take a look at the GitHub profile guide.