LOGIC CIRCUITS

TRINH VAN LOAN - Hanoi University of Science and Technology

1

#### CONTENTS

- x 1. Number Systems
- × 2. Switching Algebra and Logic Circuits
- × 3. Combinational Logic Ciruits
- 4. Sequential Circuits

REFERENCES

- Introduction to Logic Design, 2nd Edition, Alan B. Marcovitz, McGraw-Hill, 2005
- Complete Digital Design A Comprehensive Guide to Digital Electronics and Computer System Architecture, Mark Balch, McGraw-Hill, 2003
- ★ Electronic Digital Design Fundamentals, 2<sup>nd</sup> Edition, Kenneth J. Breeding, Prentice Hall, 1992
- Fundamentals of Digital Logic with VHDL, Stephen Brown, Zvonko Vranesic, McGraw-Hill, 2005
- Verilog HDL A Guide to Digital Design and Synthesis. 2nd Edition, Samir Palnitkar, Prentice Hall, 2007


2

#### 1.NUMBER SYSTEMS

- Digital systems: all of the signals are represented by discrete values (computers, calculators, most electronic systems)
- Digital systems usually operate with two-valued signals (0 and 1).
- \* Two-valued systems are more reliable
- The design of digital systems is referred to as logic design

\* Signals (Electric Signal - Voltage):

- + Analog Signal: x(t) x: function, t: variable (time)
  - xx, t: continuous -> any value



- + Digital Signal xd(n): xd: function, n: variable (time)
  - xd, n: discrete -> certain value



5

#### **CONVERSION BETWEEN BASES**

\* Base b to base 10 conversion

$$N_{(b)} = a_n a_{n-1} a_{n-2} \dots a_1 a_0$$

$$N_{(10)} = a_n \cdot b^n + a_{n-1} \cdot b^{n-1} + \dots + a_1 \cdot b^1 + a_0 \cdot b^0$$

\* 
$$(110101)_2 = 1.2^5 + 1.2^4 + 0.2^3 + 1.2^2 + 0.2^1 + 1.2^0$$
  
=  $(32)_{10} + (16)_{10} + (4)_{10} + (1)_{10} = (53)_{10}$ 

$$\times$$
 (73)<sub>8</sub> = 7.8<sup>1</sup> + 3.8<sup>0</sup> = (56)<sub>10</sub> + (3)<sub>10</sub> = (59)<sub>10</sub>

$$(32AF)_{16} = 3.16^{3} + 2.16^{2} + A.161 + F.160$$

$$= (12288)_{10} + (512)_{10} + (160)_{10} + (15)_{10}$$

$$= (12975)_{10}$$

7

#### A BRIEF REVIEW OF NUMBER SYSTEMS

Integers are normally written using a positional number system, each digit represents the coefficient in a power series

$$N = a_{n-1}b^{n-1} + a_{n-2}b^{n-2} + \dots + a_2b^2 + a_1b^1 + a_0$$

 $\times$  n: number of digit, b: base (or radix),  $a_i$ : coefficients

$$0 \le a_i < b$$

\* Decimal: b = 10, a: 0 ... 9

**Binary:** b = 2, a: 0,1

 $\star$  Octal: b=8

\* Hexadecimal: b = 16, a: 0 ... 15, the digits above 9: the first six letters of the alphabet (upper case) A, B, C, D, E, F

6

#### **CONVERSION BETWEEN BASES**

- \* Binary, Octal, Hexadecimal conversion
  - + From binary to octal:
    - × Group 3-bit groups from right to left.
    - × Replace each group by octal digit with the same value.

$$(110111010011)_2 = 110 111 7 010 011$$
  
=  $(6723)_8$ 

**CONVERSION BETWEEN BASES** 

+ From binary to hexadecimal:

× Group 4-bit groups from right to left.

x Replace each group by hexadecimal digit with the same value.

 $(11101110001011001)_{2}$   $= \underbrace{0001}_{1} \underbrace{1101}_{D} \underbrace{1100}_{C} \underbrace{0101}_{5} \underbrace{1001}_{9}$   $= (1DC59)_{16}$ 

9

**CONVERSION BETWEEN BASES** 

+ From base k to base j:

× If k and j are power of 2, to make an intermediate conversion to the binary equivalent: base 8  $\rightarrow$  binary $\rightarrow$  hexadecimal

x If not, using decimal as an intermediate conversion:
base 5 → decimal→ binary

**CONVERSION BETWEEN BASES** 

+ From base 2<sup>n</sup> to binary:

× Each digit is assigned a group of *n* bits

x The equivalent binary number is obtained by concatenating these groups.

$$(4736)_8 = \underbrace{4}_{100} \underbrace{7}_{111} \underbrace{3}_{011} \underbrace{6}_{110}$$

$$(12A7F)_{16} = \underbrace{1}_{0001} \underbrace{2}_{0010} \underbrace{A}_{1010} \underbrace{7}_{0111} \underbrace{F}_{1111}$$

10

**BINARY ADDITION** 

\* To compute the sum of two binary numbers, say

0110 6 0111 +7

as we do in decimal, we add one digit at a time, producing a sum and a carry to the next bit. We have and addition table for binary

0+0=0 0+1=1 1+0=1

1+1=10

## **BINARY ADDITION**

× One-bit adder

а	b	C <sub>In</sub>	Cout	ø
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

13

# SIGNED NUMBERS

- This representation has both a positive (0000) and negative (1000) zero
- The major problem with signed-magitude is the complexity of arithmetic
  +5 -5 +5 -5 -3 +3

$$\frac{+3}{+8} \frac{-3}{-8} \frac{-3}{+2} \frac{+3}{-2} \frac{+5}{+2} \frac{-5}{-2}$$

- When the signs of the two operands are the same, we just add the magnitudes and retain the sign
- For other examples, we must determine which is the larger magnitude then subtract the smaller from the larger and finally attach the sign of the larger magnitude

SIGNED NUMBERS

- \* Positive integers referred to as unsigned numbers
- Computers must deal with signed numbers (both positive and negative numbers)
- To use the first bit of a number as a sign indicator (0 for positive, 1 for negative) and the remaining bits for magnitude
- x In a 4-bit system

$$+5 \rightarrow 0101$$
  $-5 \rightarrow 1101 -3 \rightarrow 1011$ 

With 3 bits for magnitude, the range of numbers available would be from -7 to +7

14

#### SIGNED NUMBERS-TWO'S COMPLEMENT

- Signed binary numbers are nearly always stored in two's complement format
- The leading bit is still the sign bit (0 for positive)
- Positive numbers (and zero) are stored in normal binary
- **\*** The negative number, -a, is stored as the binary equivalent of  $2^n$  a in an n-bit system.
- ★ In a 4-bit system, 3 is stored as the binary for 16–3=13, 1101
- **x** The largest number can be stored:  $2^{n-1} 1$
- ★ The most negative number can be stored: 2<sup>n-1</sup>

#### SIGNED NUMBERS-TWO'S COMPLEMENT

Three- step approach to find the storage format for negative number in two's complement

-1

- Find the binary equivalent of the magnitude
- Complement each bit (change 0's to 1's, 1's to 0's)

1. 5: 0101

1. 1: 0001 1. 0: 0000

1010

1110 2.

1111

1011

-1: 1111

0000

There is no negative zero. In two's complement addition, the carry out of the most significant bit is ignored

17

# SIGNED NUMBERS-TWO'S COMPLEMENT

\* Addition and Subtraction Using Two's Complement

To add any two numbers, no matter what the sign of each is, just to do binary addition on their representation

-5 1011 +5 0101

-5

1011 0011

0 (1) 0000 (0) 1110 SIGNED NUMBERS-TWO'S COMPLEMENT

- \* To find the magnitude of a negative number stored in two's complement format
- Bit by bit complement (change 0's to 1's, 1's to 0's)
- Add 1

-5 -1 1011 1111 1. 0100 0000 1. 1 1: 0001 0101

18

#### SIGNED NUMBERS-TWO'S COMPLEMENT

\* Addition and Subtraction Using Two's Complement

Subtraction is accomplished by first taking the two's complement of the second operand, and then adding.

a - b is computed as a + (-b)

Consider the computation of 7 - 5

+1011 (1) 0010

0111

+ 1 -5: 1011

19

#### BINARY-CODED DECIMAL REPRESENTATION

In BCD, we use four bits (a nible) to represent each of the decimal digit 0 through 9.

The second secon					
Decimal	Binary	BCD			
0	0000	0000			
1	0001	0001			
2	0010	0010			
3	0011	0011			
4	0100	0100			
5	0101	0101			
6	0110	0110			
7	0111	0111			
8	1000	1000			
9	1001	1001			
10	1010	0001 0000			
11	1011	0001 0001			
12	1100	0001 0010			
13	1101	0001 0011			
14	1110	0001 0100			
15	1111	0001 0101			
2:					

# 2. SWITCHING ALGEBRA AND LOGIC CIRCUITS

- Each gate is defined by an algebraic expression specifying the output in terms of the input
- \* Algebra allows us to simplify this expression
- We can use Boolean algebra as a tool to analyze and design digital circuits
- Switching algebra is binary, all variables and functions take on one of two values, 0 and 1

#### **BINARY-CODED DECIMAL REPRESENTATION**

Decimal-to-BCD conversion: each decimal digit is represented by its corresponding BCD nibble Conversion (3729)<sub>10</sub> to BCD

$$(3729)_{10} = \underbrace{3}_{0011} \underbrace{7}_{0111} \underbrace{2}_{0010} \underbrace{9}_{1001}$$

BCD-to-Decimal conversion: to partition the binary pattern into groups of four bits each

Conversion (1001001101010001)<sub>BCD</sub> to decimal

$$\frac{1001}{9} \, \frac{0011}{3} \, \frac{0101}{5} \, \frac{0001}{1}$$

22

#### **DEFINITION OF SWITCHING ALGEBRA**

- \* We first define the three operators of switching algebra:
- OR (written as +) a+b (a OR b) is 1 if and only if a=1 or b=1 or both
- AND (written as . or simply two variables catenated)
   a.b=ab (a AND b) is 1 if only if a=1 and b=1
- NOT (written —)
   a (NOT a) is 1 if and only if a=0
- Operator hierarchy: We always perform the NOT operator first, followed by AND and then OR, in the absence of parentheses. If there are parentheses, the expressions within them are evaluated first

23

21

#### **DEFINITION OF SWITCHING ALGEBRA**

- Truth table: a listing of all the possible input combinations and the value of each of the outputs for each of these input combinations
- Truth tables for the three operators

а	b	a+b
0	0	0
0	1	1
1	0	1
1	1	1

11111	1111	
а		ab
0	0	0
0	1	0
1	0	0
1	1	1

0	1
1	0

25

# MANIPULATION OF ALGEBRAIC FUNCTIONS

- \* Literal: the apperance of a variable or its complement.
- Product term: one or more literals connected by AND operators

The expression  $a\overline{b} + b\overline{c}d + \overline{a}d + \overline{e}$  contains 8 literals and 4 product terms

Standard product term or minterm: a product term that includes each variable of the problem either uncomplemented or complemented

For a function of 4 variables, w, x, y, and z:  $\overline{w}xy\overline{z}$  and wxyz are minterms, but  $w\overline{y}z$  is not

27

#### **BASIC PROPERTIES OF SWITCHING ALGEBRA**

Commutative	a + b = b + a	ab = ba
Associative	a + (b+c) = (a+b) + c	a(bc) = (ab)c
Identity	a + 0 = a	a.1 = a
Null	a + 1 = 1	a.0 = 0
Complement	$a + \overline{a} = 1$	$a.\overline{a}=0$
Idempotency	a + a = a	a. a = a
Involution	$\bar{a} = a$	
Distributive	a(b+c) = ab + ac	a + bc = (a + b)(a + c)
Adjacency	$ab + a\overline{b} = a$	$(a+b)\big(a+\overline{b}\big)=a$
Simplification	$a + \overline{a}b = a + b$	$a(\overline{a}+b)=ab$
DeMorgan's theorem	$\overline{(a+b)} = \overline{a}\overline{b}$	$\overline{ab} = \overline{a} + \overline{b}$

26

#### MANIPULATION OF ALGEBRAIC FUNCTIONS

Sum of products (SOP) expression: one or more product terms connected by OR operators

$$wx\overline{y}z + \overline{w}xy\overline{z} + w\overline{x}yz + wxyz$$
 (4 product terms)  
 $x + \overline{w}y + wx\overline{y}z$  (3 product terms)  
 $w\overline{y}$  (1 product term)

z (1 product term)

Canonical sum or sum of standard product terms: a sum of products expression where all of the terms are standard product terms

$$wx\overline{y}z + \overline{w}xy\overline{z} + w\overline{x}yz + wxyz$$

28

27

#### MANIPULATION OF ALGEBRAIC FUNCTIONS

\* Minimum sum of products expression: one of those SOP expressions for function that has the fewest number of product terms with the fewest number of literals

$$xyz + xy\overline{z} + x\overline{yz} + x\overline{yz} + x\overline{yz} + \overline{x}yz$$
 (1) 5 terms, 15 literals

$$\overline{x}y + x\overline{y} + xyz$$

(2) 3 terms, 7 literals

$$\overline{x}y + x\overline{y} + xz$$

 $\overline{x}y + x\overline{y} + xz$  (3) 3 terms, 6 literals

$$\overline{x}y + x\overline{y} + yz$$

(4) 3 terms, 6 literals

Expressions (3) and (4) are minima

29

# MANIPULATION OF ALGEBRAIC FUNCTIONS

\* Canonical product or product of standard sum terms: a product of sum expression where all of the terms are standard sum term.

$$(\overline{w} + x + y + \overline{z})(w + \overline{x} + \overline{y} + \overline{z})$$

Minimum is defined the same way for both POS and SOP. The expression with the fewest number of terms and the fewest number of literals.

#### MANIPULATION OF ALGEBRAIC FUNCTIONS

- Sum term: one or more literals connected by OR operators
- Standard sum term or maxterm: a sum term that includes each variables of the problem either uncomplemented or complemented For a function of 4 variables w, x, y, and z, the terms w + x + y + zand  $\overline{w} + x + y + \overline{z}$  are standard sum terms but  $w + \overline{y} + z$  is not
- Product of sum (POS) expression: one or more sum terms connected by AND operators

$$(\overline{w} + x)(w + y)$$
,  $w(x + y)$  2 terms  
 $w + x$ ,  $x$  1 term

30

#### SHANNON EXPANSION

Boole's expansion theorem, often referred to as the Shannon expansion or decomposition, is the identity:

$$f(X_1, X_2, \dots, X_n) = X_1 \cdot f(1, X_2, \dots, X_n) + X_1' \cdot f(0, X_2, \dots, X_n)$$

- Dual Form:  $f(X_1, X_2, ..., X_n) = (X_1 + f(0, X_2, ..., X_n)) \cdot (X'_1 + f(1, X_2, ..., X_n))$
- Repeated application for each argument leads to the Sum of Products (SoP) canonical form of the Boolean function f. For example for n=2 that would be:

$$f(X_1, X_2) = X_1 \cdot f(1, X_2) + X_1' \cdot f(0, X_2)$$
  
=  $X_1 X_2 \cdot f(1, 1) + X_1 X_2' \cdot f(1, 0) + X_1' X_2 \cdot f(0, 1) + X_1' X_2' \cdot f(0, 0)$ 

Likewise, application of the dual form leads to the Product of Sums (PoS) canonical form (using the distributivity law of + over .

$$\begin{split} f(X_1,X_2) &= (X_1 + f(0,X_2)) \cdot (X_1' + f(1,X_2)) \\ &= (X_1 + X_2 + f(0,0)) \cdot (X_1 + X_2' + f(0,1)) \cdot (X_1' + X_2 + f(1,0)) \cdot (X_1' + X_2' + f(1,1)) \end{split}$$

31

## **SHANNON EXPANSION**

Boole's expansion theorem, often referred to as the Shannon expansion or decomposition, is the identity:

$$f(X_1, X_2, ..., X_n) = X_1. f(1, X_2, ..., X_n) + \overline{X_1}. f(0, X_2, ..., X_n)$$

**×** Dual Form:

$$f(X_1, X_2, ..., X_n) = (X_1 + f(0, X_2, ..., X_n)) \cdot (\overline{X_1} + f(1, X_2, ..., X_n))$$

33

35

#### FROM THE TRUTH TABLE TO ALGEBRAIC EXPRESSIONS

Each row of the truth table corresponds to a product term. A sum of products expression is formed by ORing those product terms corresponding to rows of the truth table for which the function is 1

**SHANNON EXPANSION** 

$$f(X_1, X_2) = X_1 \cdot f(1, X_2) + \overline{X_1} \cdot f(0, X_2) = X_1 X_2 \cdot f(1, 1) + X_1 \overline{X_2} \cdot f(1, 0) + \overline{X_1} X_2 \cdot f(0, 1) + \overline{X_1} \overline{X_2} \cdot f(0, 0)$$

$$f(X_1, X_2) = (X_1 + f(0, X_2)) \cdot (\overline{X_1} + f(1, X_2)) = (X_1 + X_2 + f(0,0)) \cdot (X_1 + \overline{X_2} + f(0,1)) \cdot (\overline{X_1} + X_2 + f(1,0)) \cdot (\overline{X_1} + \overline{X_2} + f(1,1))$$

34

0 0 0 1 0 0 1 0 0 1 0 1 0 1 1
0 1 0 1 0 1 1 1
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 0
$(a,b,c) = \overline{a} \overline{b} \overline{c} \dots = \sum m(0,2,3,6)$
$(a,b,c) = (a+b+\bar{c})($ $)($

#### **DON'T CARE CONDITIONS**

- In some systems, the value of the output is specified for only some of the input conditions (incompletely specified function)
- \* For the remaining input combinations, it does not matter what the output is, that is, we don't care.
- In a truth table, don't cares are indicated by an X (some of literature uses d)

а	b	f	а	b	$f_1$	$f_2$	
0	0	1					f(a,b)
0	1	1	0	1	1	1	$= \sum m(0,1,2) + \sum d(3)$
1	0	1	1	0	1	1	
1	1	х	1	1	0	1	

37

## SIMPLIFICATION OF ALGEBRAIC EXPRESSIONS

$$(x+y)(x+y+\overline{z})+\overline{y}=(x+y)+\overline{y}=1$$

 $\star$   $t_1$  and  $t_2$  represent product terms

$$at_1 + \overline{a}t_2 + t_1t_2 = at_1 + \overline{a}t_2 + t_1t_2(a + \overline{a})$$
$$= at_1 + \overline{a}t_2$$

\* Properties always appear in dual pairs. To obtain the dual of a property, interchange OR and AND, and the constants 0 and 1.

$$(a + t_1)(\overline{a} + t_2)(t_1 + t_2) = (a + t_1)(\overline{a} + t_2)$$

\* The principle of duality states that if an equation is always valid in Boolean algebra, its dual is also valid.

#### SIMPLIFICATION OF ALGEBRAIC EXPRESSIONS

The following properties are the ones most likely to reduce the number of terms or literals:

$$ab + a\overline{b} = a$$
  $(a + b)(a + \overline{b}) = a$   
 $a + \overline{a}b = a + b$   $a(\overline{a} + b) = ab$   
 $a + ab = a$   $a(a + b) = a$ 

Some examples

$$wx + wxy + \overline{w}yz + \overline{w}yz + \overline{w}xy\overline{z} = (wx + wxy) + (\overline{w}yz + \overline{w}yz) + \overline{w}xy\overline{z} = wx + \overline{w}(z + xy\overline{z}) = wx = \overline{w}z = \overline{w}z$$


38

#### THE KARNAUGH MAP


- The algebraic methods allow us, in theory, to simplify any function. However, there is no formal method, the approach is totally heuristic, depending heavily on experience.
- An approach is easier to implement, Karnaugh map (K-map). This is a graphical approach to finding suitable product terms for use in sum of product expressions



The K-map consists of one square for each possible minterm in a function. A two-variable map has 4 squares, a three-variable map has 8 squares, and a four-variable map has 16 squares



41



THE KARNAUGH MAP

\* An implicant of a function is a product term that can be used in a SOP expression for that function. An implicant is a rectangle of 1,2,4,8,...(any power of 2)1's. That rectangle may not include any 0's. All minterms are implicants. An implicant covers

certa	certain minterms					
CD	00	01	11	10		
00	1	0	1	0		
01	0	0	1	0		
11	1	1	1	1		
10	0	0	0	0		

Minterms	Group of 2	Group of 4
ABCD	ĀCD	CD
ABCD	BCD	
_ ABCD	ACD	
ABCD	BCD	
ABCD	ABC	
ABCD	ABD	
ABCD		42

42

## THE KARNAUGH MAP


\* A prime implicant is an implicant that is not fully contained in any one other implicant. Each of the product terms obtained by grouping of 1s in the K-map is called a prime implicant. It is a candidate to be a term in the minimized function

ABCD, ABC, ABD, CD

 An essential prime implicant is a prime implicant that includes at least one 1 that is not included in any other prime implicant.

 ABCD, ABC, CD: essential prime implicants


The term essential is derived from the idea that we must use that PI in any minimum sum of products expression



#### THE KARNAUGH MAP

- Minimum SOP expressions using K-map
- Find all essential PI. Circle them on the map and mark the minterm(s) that make them essential with an asterisk (\*). It is usually quickest to start with the most isolated 1's, that is, those that have the fewest adjacent squares with 1's in them.
- Find enough other PI to cover the function. Do this using two criteria:
  - a) Choose a PI that covers as many new 1's (that is, those not already covered by a chosen PI)
  - b) Avoid leaving isolated uncovered 1's
- If we group  $2^n$  adjacent 1s, we can eliminate n literals.

45




47

THE KARNAUGH MAP - DON'T CARE

46

48

From the point of view of finding prime implicants, X's (don't care) are treated as 1's



THE KARNAUGH MAP - DON'T CARE

From the point of view of finding prime implicants, X's (don't care) are treated as 1's

- Don't cares (X's) do not make a essential prime implicant
  - There are two esssential prime implicants CD

BD and ACD

The group of four don't cares  $\overline{AB}$ is a prime implicant but it is not essential (since it does not cover any 1's not covered by some other prime implicant)

 $F = \overline{B}D + \overline{A}CD$ 

49

**FIVE-VARIABLE MAP** 

51

A=0 A=1 01 11 10 10 24 28 20 16 12 13 25 29 11 11 15 31 19 10 26 30

THE KARNAUGH MAP

\* Minimum POS expressions using K-map

Example  $F(A, B, C, D) = \prod M(0,1,4,5,10,11,14,15)$  $F(A,B,C,D) = \sum_{m} m(2,3,6,7,8,9,12,13)$ 

 $F = A\overline{C} + \overline{A}C$ SOP

POS = SOP  $F = (A + C)(\overline{A} + \overline{C}) = A\overline{C} + \overline{A}C$ 

50

**FIVE-VARIABLE MAP** 

A=0 A=1 01 11 10 10 11

#### QUINE-McCLUSKEY METHOD

- The Quine-McCluskey method is computerized and effective for a larger number of variables than K map
- \* This method uses the following steps:
- First, the minterms (and don't cares) of the function are classified into groups so that each term in a group contains the same number of 1s in the binary representation of the term
- 2. Then the groups formed in step 1 are arranged in the increasing order of number of 1s. Let the number of groups be *n*
- 3. Each minterm in the group i (i=0 to n-1) is compared with those in group (i+1); if the two terms are adjacent, a combined term is formed. The variable thus eliminated is represented as "-"in the combined term

53

# **QUINE-McCLUSKEY METHOD**

- **Example 1**  $F(A,B,C,D,E,F) = \sum m(0,2,6,7,8,10,12,14,15,41)$
- \* Steps 1, 2:

Each minterm and don't care is expanded into binary form, and groups of terms with the same number of 1s are formed. The groups are arranged in the order of increasing number of 1s. The don't cares are treated as equivalent to minterms until the selection of PIs in step 5

0	000000	Group 0: terms with no 1s
2	000010	Group 1: terms with one 1
8	001000	
6	000110	Group 2: terms with two 1s
10	001010	
12	001100	
7	000111	Group 3: terms with three 1s
14	001110	
41	101001	
15	001111	Group 4: terms with four 1s

# **QUINE-McCLUSKEY METHOD**

- 4. The matching operation of step 3 is repeated on the combined terms until no more combinations can be done. Each combined term in the final list is a PI
- 5. A PI chart is then constructed, in which there is one column for each minterm (don't cares are not listed) and one row for each PI. An X in a row-column intersection indicates that the PI corresponding to the row covers the minterm corresponding to the column
- 6. Then all the essential Pls (i.e., the Pls that cover at least one minterm not covered by any other Pl) are located
- A minimum number of PIs from the remaining ones are selected to cover those minterms not covered by the essential PIs
- 8. The set of PIs thus selected forms the minimum function

54

#### **QUINE-McCLUSKEY METHOD**

× Steps 3,4:
Each
minterm

in the group i (i=0 to n-1) is compared with those in group (i+1)

	<b>√</b> 0	000000	✓(0,2)
ij	√ 2	000010	<b>√</b> (0,8)
h	√ 8	001000	√(2,6)
h	√ 6	000110	√(2,10)
h	<b>√</b> 10	001010	<b>√</b> (8,10)
/	<b>√</b> 12	001100	√(8,12)
I	√ 7	000111	√(6,7)
١	<b>√</b> 14	001110	√(6,14)
l	41	101001	<b>√</b> (10,14)
I	<b>√</b> 15	001111	√(12,14)
ſ			√(7,15)

0000-0

00-000

000-10

00-010

0010-0

001-00

00011-

00-110

001-10

0011-0

00-111

00111-

√(14,15)

(0,2,8,10)

(2,6,10,14)

(8,12,10,14)

(6,7,14,15)

00-0-0

00--10

001--0

00-11-

QUIN	E-Mc	<b>CLUS</b>	KEY	MET	HOD
100 000 000	A LANCE			1111	

\* Steps 5,6: Draw a PI chart and select EPI

	1	1	1	1	1	1	1	1	1	1
<i>##########</i>	0	2	6	7	8	10	12	14	15	41
*PI <sub>1</sub> (41)										8
*PI <sub>2</sub> (0,2,8,10)	8	х			х	х				
PI <sub>3</sub> (2,6,10,14)		х	х			х		х		
*PI <sub>4</sub> (8,10,12,14)					х	х	8	х		
*PI <sub>5</sub> (6,7,14,15)			х	8				х	8	

## **QUINE-McCLUSKEY METHOD**

× Example 2

57

$$F(A,B,C,D) = \overline{ABCD} + B\overline{C}D + ACD + \overline{ABCD} + \overline{ABCD}$$
Don't care:  $\overline{AD}$ 

QUINE-McCLUSKEY METHOD

\* Steps 7. 8: The set of PIs selected forms the minimum function

$$F(A,B,C,D,E,F) = Pl_1 + Pl_2 + Pl_4 + Pl_5$$

$$= 101001 + 00-0-0 + 001-0 + 00-11-$$

$$= A\overline{B}C\overline{D}EF + \overline{A}B\overline{D}F + \overline{A}B\overline{C}F + \overline{A}B\overline{D}E$$

58

# **QUINE-McCLUSKEY METHOD**

\* Steps 1,2,3,4:

√0	0000	√(0,1)	000-	(0,1,2,3)	00
<b>√</b> 1	0001	√(0,2)	00-0	(1,5,3,7)	01
√2	0010	√(1,3)	00-1	(3,7,11,15)	11
√3	0011	√(1,5)	0-01	(5,7,13,15)	-1-1
<b>√</b> 5	0101	√(2,3)	001-		
√7	0111	√(3,7)	0-11		
<b>√</b> 11	1011	√(3,11)	-011		
<b>√</b> 13	1101	√(5,7)	01-1		
<b>√</b> 15	1111	√(5,13)	-101		
IIII	ШШ	√(7,15)	-111		
		<b>√</b> (11,15)	1-11	Harris Co.	
		<b>√</b> (13,15)	11-1		


x Steps 5,6,7,8:	1111	<b>√</b> 0	√2	<b>√</b> 11	✓ 13	<b>√</b> 15
	*PI <sub>1</sub> (0,1,2,3)	8	8			
	PI <sub>2</sub> (1,3,5,7)					
	*PI <sub>3</sub> (3,7,11,15)			8		x
	*PI <sub>4</sub> (5,7,13,15)				8	х

QUINE-McCLUSKEY METHOD

\* Example 3  $F(A,B,C,D) = \sum m(0,2,4,5,6,9,10) + \sum d(7,11,12,13,14,15)$ 

62

61



**QUINE-McCLUSKEY METHOD** Obtained by matching groups 0 and 1 0010 √(0,4) 0-00 0100 √(2-6) 0-10 × Step 3 0101 √(2-10) -010 0110 √(4-5) Obtained by matching groups 1 and 2 1001 √(4-6) 01-0 ✓ 10 1010 √(4-12) ✓ 12 1100 **√**(6-7) 011-✓ 13 1101 √(6-14) -110 ✓ 14 1110 √(9-11) 10-1 Obtained by matching groups 2 and 3 ✓ 15 1111 **√**(9-13) 1-01 **√**(10-11) 101-**√**(10-14) 1-10 √(12-13) 110-√(12-14) √(7-15) **√**(11-15) 1-11 Obtained by matching groups 3 and 4 **√**(13-15) 11-1

# QUINE-McCLUSKEY METHOD

× Step 4

	(0,2,4,6)	00	Same as (0,4,2,6)
	(2,6,10,14)	10	Same as (2,10,6,4)
	<b>√</b> (4,5,6,7)	01	Same as (4,6,5,7)
	√(4,5,12,13)	-10-	Same as (4,12,5,13)
	<b>√</b> (4,6,12,14)	-1-0	Same as (4,12,6,14)
	<b>√</b> (5,7,13,15)	-1-1	Same as (5,13,7,15)
	<b>√</b> (6,7,14,15)	-11-	Same as (6,14,7,15)
h	(9,11,13,15)	11	Same as 9,13,11,15)
	(10,11,14,15)	1-1-	Same as (10,14,11,15)
	√(12,13,14,15)	11	Same as (12,14,13,15)

65

# **QUINE-McCLUSKEY METHOD**

× Step 4:

PI <sub>1</sub> (0,2,4,6)	00
PI <sub>2</sub> (2,6,10,14)	10
PI <sub>3</sub> (4,5,6,7,12,13,14,15)	-1
PI <sub>4</sub> (9,11,13,15)	11
PI <sub>5</sub> (10,11,14,15)	1-1-

\* No other combinations are possible. Hence, the five terms above are PI

# QUINE-McCLUSKEY METHOD

Step 4: To repeat the comparison between the three group obtained to derive additional combinations. No combinations are possible between the first two groups. (2,6,10,14) in the 2<sup>nd</sup> group cannot be combined with any term in the 3<sup>rd</sup> group. Two term in the 3<sup>rd</sup> group do not combine with any term.

(0,2,4,6)	00		
(2,6,10,14)	10	(4,5,12,13,6,7,14,15)	-1
✓ (4,5,6,7)	01	(4,6,12,14,5,7,13,15)	-1
<b>√</b> (4,5,12,13)	-10-	(4,5,6,7,12,13,14,15)	-1
<b>√</b> (4,6,12,14)	-1-0		
√(5,7,13,15)	-1-1		
√(6,7,14,15)	-11-		
(9,11,13,15)	11		
(10,11,14,15)	1-1-		
✓ (12,13,14,15)	11		

66

# **QUINE-McCLUSKEY METHOD**

Step 5 and 6: To draw a PI chart in which one row corresponding to each PI and one column corresponding to each term. Don't cares are ignored

1//////////////////////////////////////	✓	✓	✓	✓	✓	1	✓
///////////////////////////////////////	0	2	4	5	6	9	10
*PI <sub>1</sub> : 00	8	х	х	14411	х		HHH
Pl <sub>2</sub> :10	///////	х			х		х
*PI <sub>3</sub> : -1	//////	111111	х	8	х		
*PI <sub>4</sub> : 11	HIIII					8	
PI <sub>5</sub> : 1-1-	//////						х

× Pl<sub>1</sub>, Pl<sub>3</sub>,Pl<sub>4</sub> are essential

#### QUINE-McCLUSKEY METHOD

- Step 7: Once Pl<sub>1</sub>, Pl<sub>3</sub> and Pl<sub>4</sub> are selected, all the minterms except 10 are covered. To covered the minterm 10 we can select either Pl<sub>2</sub> or Pl<sub>5</sub>, since they contribute the same number of literals
- Step 8: The reduced function is

$$F(A,B,C,D) = Pl_1 + Pl_3 + Pl_4 + Pl_2 \text{ or } Pl_5$$

$$= 0 - - 0 + -1 - - + 1 - -1 + - -10 \text{ OR } 1 - 1 -$$

$$= \overline{AD} + B + AD + C\overline{D} \text{ or } AC$$

69

71

# DIGITAL LOGIC IMPLEMENTATION Graphic symbols of the eight standard gates AND OR NOT


## **DIGITAL LOGIC IMPLEMENTATION**


- \* Logic circuits that perform logical operations such as AND, OR, and NOT are called gates
- A gate is a block of hardware that produces a logic 0 or a logic 1 output signal in response to binary signals applied to its inputs
- Eight functions are implemented as standard logic gates: AND, OR, NOT (complement), transfer, NAND, NOR, XOR and equivalence (XNOR)

70

72

#### DIGITAL LOGIC IMPLEMENTATION





3. COMBINATIONAL LOGIC CIRCUITS


- Digital systems are classified either as combinational systems or sequential systems
- \* In a combinational system, the output signals depend only on the current input signals



74

## COMBINATIONAL LOGIC CIRCUITS

\* In a sequential system, the output signals depend on the current input signals and the previous signals




#### COMBINATIONAL LOGIC CIRCUITS

- **Design Procedure**
- The design of combinational circuits starts with a word description of the problem and ends with a circuit logic diagram. In general, the design procedure involves the following steps:
- State the problem
- Assign letter symbols to the input variables and the output functions
- Derive the truth tables that define the relationship between the inputs and the outputs
- Obtain Boolean expressions for each output
- Simplify (minimize) the Boolean expressions
- Draw the circuit logic diagram


75 76


12/10/2021




COMBINATIONAL LOGIC CIRCUITS Design flow diagram Design specifications Truth table Boolean expression Minimization Circuit logic diagram

78







79 80



COMBINATIONAL LOGIC CIRCUITS \* Adders + Full-adder (FA) 0 0

82






83 84



x n-bit parallel adder



## COMBINATIONAL LOGIC CIRCUITS

\* Look-Ahead Carry Adders

85

To speed up the addition process, a look-ahead carry adder, resulting in carry propagation time independent of n is used widely.

The basic idea is that all the carries can be generated simultaneously rather than successively.

$$c_{i+1} = a_i b_i + c_i (a_i \oplus b_i) = G_i + c_i P_i$$
  
 $P_i = (a_i \oplus b_i)$   
 $G_i = a_i b_i$ 

## COMBINATIONAL LOGIC CIRCUITS

Look-Ahead Carry Adders


For n-bit parallel adder, the carry signal must propagate through the n full-adder modules. The values at the output terminals will not be correct unless the signals are given enough time to propagate through the circuit.


The carry propagation time in the parallel adder is a limit factor on the speed with which two numbers can be added.


**COMBINATIONAL LOGIC CIRCUITS** 


\* Look-Ahead Carry Adders


86













COMBINATIONAL LOGIC CIRCUITS
 Comparator: An n-bit comparator is a circuit that compares the magnitude of two n-bit binary numbers A and B
 Simple comparator:
 A=B if (a<sub>3</sub> = b<sub>3</sub>) and (a<sub>2</sub> = b<sub>2</sub>) and (a<sub>1</sub> = b<sub>1</sub>) and (a<sub>0</sub> = b<sub>0</sub>)
 a<sub>3</sub>
 b<sub>3</sub>
 a<sub>4</sub>
 a<sub>5</sub>
 a<sub>6</sub>
 a<sub>1</sub>
 a<sub>6</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>3</sub>
 a<sub>4</sub>
 a<sub>5</sub>
 a<sub>6</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>2</sub>
 a<sub>3</sub>
 a<sub>4</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>1</sub>
 a<sub>2</sub>
 a<sub>3</sub>
 a<sub>2</sub>
 a<sub>3</sub>
 a<sub>4</sub>
 a<sub>2</sub>
 a<sub>2</sub>
 a<sub>3</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>
 a<sub>4</sub>


E	a <sub>l</sub>	b <sub>l</sub>	E <sub>l</sub> a <sub>l</sub> =b <sub>l</sub>	G <sub>I</sub> a <sub>I</sub> >b <sub>I</sub>	L <sub>i</sub> a <sub>i</sub> <b<sub>i</b<sub>
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	1	0	0
1	0	1	0	0	1
1	1	0	0	1	0
1	1	1	1	0	0

COMBINATIONAL LOGIC CIRCUITS  $G_{i} = E(a_{i}\overline{b}_{i})$   $L_{i} = E(\overline{a}_{i}b_{i})$   $E_{i} = E(\overline{a}_{i}\oplus b_{i}) = Ea_{i}b_{i} + E\overline{a}_{i}\overline{b}_{i} = E.\overline{G}_{i}.\overline{L}_{i} = E(\overline{G}_{i} + \overline{L}_{i})$ 





**COMBINATIONAL LOGIC CIRCUITS** Decoder with enable



# COMBINATIONAL LOGIC CIRCUITS

× Encoders

102


An encoder is a circuit that performs the function of a decoder in reverse. It has m inputs and n outputs, where  $m \le 2^n$ . The outputs generate the binary codes for the *m* input variables. Only one input should be 1 at a time.

Example

An octal-to-binary (8x3) encoder has 8 inputs, one for each of the eight octal digits, and 3 outputs that generate the corresponding binary numbers.

It is assumed that external conditions prevent any input other than those that represent the eight octal digits (28-8=248 input combinations cannot happen)

103 104



**COMBINATIONAL LOGIC CIRCUITS**\* An octal-to-binary (8x3) encoder  $x_2=D_4+D_5+D_6+D_7 \quad x_1=D_2+D_3+D_6+D_7 \quad x_0=D_1+D_3+D_5+D_7$   $D_0 \qquad \qquad \geq 1 \qquad \qquad x_2 \qquad \qquad x_2 \qquad \qquad x_3 \qquad \qquad x_4 \qquad \qquad x_4 \qquad \qquad x_5 \qquad \qquad x_5 \qquad \qquad x_6 \qquad \qquad x_7 \qquad \qquad x_8 \qquad \qquad$ 

105

## COMBINATIONAL LOGIC CIRCUITS

\* Priority encoders

If more than one input can occur at the same time, then some priority must be established. The priorities are normally arranged in descending (or ascending) order with the highest priority given to the largest (smallest) input number.



The truth table for an eight-input priority encoder

106

 A0
 A1
 A2
 A3
 A4
 A5
 A6
 A7
 Z2
 Z1
 Z0
 NR

 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 0
 <

107

## COMBINATIONAL LOGIC CIRCUITS

Priority encoders

The output NR indicates that there are no requests and we don't care what the other outputs are.

If device 7 has an active signal (that is, a 1), then the output is the binary for 7, regardless of what the other inputs are. Only when  $A_7=0$ , any other input will be recognized.

The equations describing this device are


$$NR = \overline{A_0} \, \overline{A_1} \, \overline{A_2} \, \overline{A_3} \, \overline{A_4} \, \overline{A_5} \, \overline{A_6} \, \overline{A_7}$$

$$Z_2 = A_4 + A_5 + A_6 + A_7$$

$$Z_1 = A_6 + A_7 + (A_2 + A_3) \overline{A_4} \, \overline{A_5}$$


$$Z_0 = A_7 + A_5 \, \overline{A_6} + A_3 \overline{A_4} \, \overline{A_6} + A_1 \overline{A_2} \, \overline{A_4} \, \overline{A_6}$$

109




COMBINATIONAL LOGIC CIRCUITS **×** Multiplexers A multiplexer is basically a switch that passes one of its data input through to the output. Two-way multiplexer 0 W

110



\* Multiplexers

Multiplexers can be used to implement logic funtions. **Example** Implement the function  $f(a,b) = \sum m(0,1,3)$ 



112




\* Three-state (tristate) gates

In a three-state gate, there is an enable input. If that input is active (it could be active high or active low) the gate behaves as usual. If it is inactive, the output behaves as if the output is not connected (as an open circuit)

Three-state buffer with an active high


EN	а	f
0	0	Z
0	1	Z
1	0	0
1	1	1




113

# **COMBINATIONAL LOGIC CIRCUITS**


- **Demultiplexer.** A demultiplexer routes data from a single source to one of several outputs, it performs the opposite function of a multiplexer.
- **Example** 1x4 demultiplexer




114



115



117



COMBINATIONAL LOGIC CIRCUITS

Larger examples

+ An error coding system

When data is transmitted (or stored), errors occur. Hamming developed a technique for coding data (by adding extra digits) so that a single error (that is, an error in 1 bit)can be corrected.

To detect an error in a set of bits, a check bit is created so that the total number of 1's in the word, including the check bit, is even. That bit is referred to as a parity bit.

If one error is made, either a 1 will become a 0, or a 0 will become a 1, making the total number of 1's odd.

118

## COMBINATIONAL LOGIC CIRCUITS

\* The first check bit, u, checks x and y. v checks x and z, w checks y and z


 $u = x \oplus y$ 

 $V = X \oplus Z$ Transmitted words

 $w = y \oplus z$ 


v
)
1
1
)
)
1
1
)


119 120




**COMBINATIONAL LOGIC CIRCUITS** xyz=000, uvw=000, x'y'z'=001, u'v'w'=000  $t_2 = x' \oplus z' \oplus v'=1$  $t_1 = x' \oplus y' \oplus u' = 0$  $t_3 = y' \oplus z' \oplus w'=1$ xyz=000, uvw=000, x'y'z'=000, u'v'w'=001 0  $t_1 = x' \oplus y' \oplus u' = 0$  $t_2 = x' \oplus z' \oplus v' = 0$ 1 V'  $t_3 = y' \oplus z' \oplus w'=1$ 0 1 1 x' xyz=000, uvw=000, x'y'z'=100, u'v'w'=000 0  $t_1 = x' \oplus y' \oplus u' = 1$  $t_2 = x' \oplus z' \oplus v'=1$ 0 1 y'  $t_3 = y' \oplus z' \oplus w' = 0$ 1 xyz=000, uvw=000, x'y'z'=110, u'v'w'=000 1 multiple  $t_1 = x' \oplus y' \oplus u' = 1$  $t_2 = x' \oplus z' \oplus v'=1$  $t_3=y'\oplus z'\oplus w'{=}1$ 

121 122








123



125 126







GATE ARRAYS-ROMS, PLAS AND PALS

\* A programmable output circuit  $\begin{array}{c}
0 \text{ or } 1 \\
f \oplus 0 = f \\
f \oplus 1 = \overline{f}
\end{array}$ \* Three-state output


\* Out/In

130


129

# COMBINATIONAL CIRCUITS

- × Design problem
- 1) Compare two 2-bit numbers A = (A1, A0) and B = (B1, B0), produce three signals G, L, and E so that G is 1 only when A > B, L is 1 only when A < B, and E is 1 only when A = B
- Pass or fail:There are three components in a course: homework (H), lab(L), and exam (E). You pass the course (P) only if you pass two or more components



133



**SEQUENTIAL SYSTEMS** 

- $\star$  A sequential system is defined by the quintuple M = (X,S, Y, F<sub>s</sub>, F<sub>y</sub>), where
- 1. X finite non-empty set of input symbols  $x_1, \ldots, x_m$
- 2. S finite non-empty set of states  $s_1, \ldots, s_n$
- 3. Y finite non-empty set of output symbols  $y_1, \ldots, y_k$
- 4. F<sub>s</sub> state function,
- 5.  $F_{Y}$  output function.

134

134

# SEQUENTIAL SYSTEMS

Example A Mealy sequential system for sequential binary adder

The input symbols  $X = \{x_1x_2\} = \{00,01,10,11\}$ 

The output symbols  $Y = \{0,1\}$ 

The set of states  $S = \{s_0, s_1\}, s_0 - no carry, s_1 - carry$ 

The state function Fs

 $F_s(s_0, 11) = s_1,$ 

 $F_{s}(s_{0}, 00) = F_{s}(s_{0}, 01) = F_{s}(s_{0}, 10) = s_{0},$ 

 $F_s(s_1, 01) = F_s(s_1, 10) = F_s(s_1, 11) = s_1$ 

 $F_{\rm s}({\rm s}_1,\,00)={\rm s}_0.$ 

The output functions

 $Fy(s_0, 00) = Fy(s_0, 11) = 0$ ,  $Fy(s_0, 01) = Fy(s_0, 10) = 1$ ,

Fy (s1, 00) = Fy (s<sub>1</sub>, 11) = 1, Fy (s<sub>1</sub>, 01) = Fy (s<sub>1</sub>, 10) = 0.

## **SEQUENTIAL SYSTEMS**

Example A Moore sequential system for sequential binary adder

The input symbols  $X = \{x_1x_2\} = \{00,01,10,11\}$ 

The output symbols Y= {0,1}

The set of states  $S = \{s_{00}, s_{01}, s_{10}, s_{11}\}$ 

The state  $s_{00}$  denotes the combination when there is no carry and sum is 0. Similarly, the state  $s_{01}$  denotes that there is no carry, but the sum is 1, etc.

The state function F<sub>s</sub>

 $Fs(s_{00}, 00) = Fs(s_{01}, 00) = s_{00},$ 

 $Fs(s_{00}, 11) = Fs(s_{01}, 11) = s_{10},...$ 

The output functions

 $Fy(s_{00}) = Fy(s_{10}) = 0,$ 

 $Fy(s_{01}) = Fy(s_{11}) = 1.$ 

137

137

# REPRESENTATION OF SEQUENTIAL CIRCUITS

× State Table

The state table presents in a tabular form the operation of a sequential circuit

**Example** Mealy state table for sequential binary adder

	NS, Output							
PS	x <sub>1</sub> x <sub>2</sub>							
	00	01	11	10				
S <sub>0</sub>	S <sub>0</sub> ,0	S <sub>0</sub> ,1	S <sub>1</sub> ,0	S <sub>0</sub> ,1				
S <sub>1</sub>	S <sub>0</sub> ,1	S <sub>1</sub> ,0	S <sub>1</sub> ,1	S <sub>1</sub> ,0				

138

#### REPRESENTATION OF SEQUENTIAL CIRCUITS

**CLASSIFICATION OF SEQUENTIAL SYSTEMS** 

The timing of the signals in the circuit determine two types of

In a **synchronous** circuits, the state can change only at discrete

instants of time. The circuit uses a timing device, called a clock

generator, that produces trains of periodic or aperiodic clock

pulses. The clock pulses are input to the memory devices so

that they can change state only in response to the arrival of a

The behavior of an **asynchronous** sequential circuit depends

only on the order input change and can be affected at any

pulse and only once for each pulse occurrence.

Synchronous versus Asynchronous

sequential circuits.

instant of time.

\* State Table

**Example** Moore state table for sequential binary adder

	NS				
PS	x <sub>1</sub> x <sub>2</sub>				Output
	00	01	11	10	
S <sub>00</sub>	S <sub>00</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>01</sub>	0
S <sub>01</sub>	S <sub>00</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>01</sub>	1
S <sub>10</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>11</sub>	S <sub>10</sub>	0
S <sub>11</sub>	S <sub>01</sub>	S <sub>10</sub>	S <sub>11</sub>	S <sub>10</sub>	1

140


139

#### REPRESENTATION OF SEQUENTIAL CIRCUITS

× State Diagram

The state diagram depicts graphically the same information contained in the state table

**Example** The Mealy state diagram for sequential binary adder



141


#### **MEMORY DEVICES**

- The memory part in sequential circuits is mostly implemented with bistable devices.
- \* A bistable device has two stable states. It can remain in either one of them indefinitely until directed by an input signal to change state. Usually, the device has two complementary outputs designated by Q and  $\overline{Q}$ , The two stable states are Q=1 ( $\overline{Q}$ =0) and Q=0 ( $\overline{Q}$ =1)
- x Two types of bistable devices: latches and flip-flops

#### REPRESENTATION OF SEQUENTIAL CIRCUITS

× State Diagram

Example The Moore state diagram for sequential




142


#### **MEMORY DEVICES**


- \* A latch changes state when the input values change.


  The new output value is delayed only by the propagation time delays of the gate between the input and the outputs of the latch. This property is called the *transparency* property
- Flip-flops do not have the transparency property.
- A flip-flop has a control (triggering) input, called a clock, and can change state only in response to a transition of a clock pulse at this input.


144

















**MEMORY DEVICES** \* SR Flip-Flop State Table **Excitation Table** 


151 152





$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D Flip-Flop	State Table	Excitation Table
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D Q		q Q D
1 0 1 1 0 0			
//////////////////////////////////////	Q	1 0 1	






## Registers Registers are digital circuits commonly used to store binary information. They can be classified into two types: Parallel registers used solely for storing binary information Shift registers used to store information also to process data

**MEMORY DEVICES** \* Asynchronous inputs Most integrated circuit flip-flops have one or more asynchronous inputs that operate independently of the synchronous inputs and the clock input. The asynchronous inputs can override all other inputs in order to place the flip-flop in one state or the other. PRESET Flip-flop Indeterminate 0 1 Set (Q=1) K CL C 1 0 Reset (Q=0) Unaffected CLEAR


158



LOAD	CLOCK	CLEAR	11	12	13	A1	A2	A3
1	0	0	1	1	0	?	?	?
1	0	1	1	1	0	?	?	?
0	1	1	1	1	0	?	?	?
1	2	1	1	1	0	?	?	?
0	3	1	1	1	0	?	?	?

161 162

Row	х	CLEAR	CLOCK	Output FF1 FF2 FF3 FF4
1	1	0	0	0000
2	1	1	0	0000
3	1	1	1	1000
4	0	1	2	0100
5	0	1	3	0010
6	0	1	4	0001
7	0	1	5	0000



163

### **SEQUENTIAL CIRCUITS**

### × COUNTERS

- \* A counter is a sequential circuit that follows a prescribed sequence of distinct states under the control of input clock pulses. Counters are classified according to the way in which they are clocked as either ripple counters (asynchronous counters) or synchronous counters.
- The number of distinct states in the counting sequence is called the modulus of the counter. If the modulus is an integral power of 2, the counter is said to have a natural binary modulus (Ex. mod-4, mod-8, mod-16...)


165

# ★ Ripple counter Count pulses I – K CLR Q – I – K – I – K – I – K – I – K

### **SEQUENTIAL CIRCUITS**

- × Ripple counter
- A binary ripple counter consists of a cascade connection of flipflops, each operating in a complementing mode.
- **Example** A 4-bit binary ripple counter implemented with negative edge-triggered JK flip-flops
- Since the J and K inputs of all the flip-flops are connected to 1, each flip-flop will toggle (complement; change state) on the transition from 1 to 0 at its clock input.
- The timing diagram does not consider the propagation time delays inherent in the operation of a ripple counter, but does explain how the counter works.


166



### SEQUENTIAL CIRCUITS

- \* Ripple Counters with Arbitrary Modulus
- The ripple counter examined is characterized by modulus number (16) that is integral power of 2, that means a natural binary modulus. For various applications, we may required to construct a counter whose modulus is not natural (for example 10)
- We can easily modify a binary ripple counter to produce any modulus by resetting it to 0 at the desired count. This technique is referred to as premature resetting.
- Consider the design of a mod-10 (decimal) ripple counter

169



SEQUENTIAL CIRCUITS

\* Ripple Counter with Mod-10


Count pulses C FF0 C FF1 C FF2 C FF3

I K CLR Q I K CLR

170

Q3	Q2	Q1	QO	
0	0	0	0	
0	0	0	1	
1	0	0	1	
1	0	1	0	
1	1	1	1	
	111111			

171 172



DESIGN & ANALYSIS OF SYNCHRONOUS SEQUENTIAL CIRCUITS

- The design and analysis of any system are essentially carried out in opposite directions.
- The design of a sequential circuit is the process of deriving a circuit logic diagram from the specification of the circuit's required behavior. The circuit's behavior or the design specification are often expressed in words.
- \* The analysis of a sequential circuit begins with a circuit logic diagram and terminates when we obtain a state table (or a state diagram) describing the function of that circuit.

173

STEP 3. Deriving the circuit excitation table and the output table

STEP 4. Deriving the circuit equations for each flip-flop and the circuit output equations

STEP 5. Drawing the circuit diagram

× S0 ->0 (1), S1 ->1 (0)

174

**x** S00 -> 00, S01 -> 01, S10 - > 10, S11 -> 11

\* State Variables: 0, 1

175

### **EXAMPLES OF DESIGN**

- Example 1. Design a synchronous circuit that will detect every occurrence of 0101 in a serially transmitted message of any length.
- Since the message is transmitted serially, only one input (x) is required. To detect the occurrence of the sequence 0101, we need a single output (z); let z=1 designate that the sequence has been detected. We allow the detection of overlapping sequences. To illustrate the operation of the required circuit, consider the following input/output sequence:

Sequence detector z=0.0000010100...

177

## **EXAMPLES OF DESIGN**

STEP 2. The transition table resulting from the chosen state assignment. Two flip-flops are required to implement the circuit.

PS	NS(C	$Q_1Q_2$
$q_1q_2$	<i>x</i> =0	x=1
A=00	01,0	00,0
B=01	01,0	10.0
C=10	11, 0	00,0
D=11	01,0	10,1

**EXAMPLES OF DESIGN** STEP1. Mealy state diagram and state table for the 0101 sequence detector. 0/0 x=0 | x=1B.0 Α,Ο 0/0 B.0 C.0 D, 0 Α,0 1/0 B,0 C,1 A waits for the 1st 0 B had the 1st 0, waits for the 1st 1 C had 01, waits for the 2<sup>nd</sup> 0, 011 D had 010, waits for the last 1

178


### **EXAMPLES OF DESIGN**

\* STEP 3. The excitation table using SR flip-flop

Irans	ition la	bie				
PS	NS(C	Q <sub>1</sub> Q <sub>2</sub> )	1740	PS		
$q_1q_2$	x=0	x=1	/	q₁q	$\sum_{i}$	:=C
A=00	01,0	00,0		00		01
B=01	01,0	10,0		01		01
C=10	11, 0	00,0	$HH_2$		_	
D=11	01,0	10,1		10	_	11
IIIIII	M	11		01		
				Ш	Ш	Ц
Excita	ation Ta	ble for	SR \	q	Q	S
flip-fl	ор			0	0)	0
				0	1	1

PS		N	S(0	$Q_1Q_2$	χ=	0	X=	1	
$q_1q$		x=(	)	x=1	$S_1R_1$	$S_2R_2$	$S_1R_1$	$S_2R_2$	
00		<b>0</b> 1		ØO	0 –	10	0 -	0 -	
01		01		10	0 -	- 0	1 0	0 1	
10		11	- /	00	- 0	1 0	0 1	0 -	
11		01	- [	10	0 1	- 0	- 0	0 1	
Ш	П	П	Т	Ш			111111	THE REAL PROPERTY.	
q	Q		s \	R					
0	0	$\rangle   \langle$	0						
0	1		1	0					
1	0	Т	0	1					
1	1		-	0					

Excitation Table




\* STEP 5. The circuit logic diagram


\*\*STEP 5. The circuit logic diagram

\*\*CFF2
R Q

CLOCK



**EXAMPLES OF DESIGN** \* State table with Moore model  $Y_{\mathsf{G}}$  $\mathsf{Y}_\mathsf{E}$ PS Transition table E=00, G = 10, L=01  $Y_{\mathsf{E}}$  $q_1q_2$ 



**EXAMPLES OF ANALYSIS Example 1.** Analyze the following logic diagram CLOCK

185

**EXAMPLES OF ANALYSIS** 

\* The excitation equations and the output equations  $J_1 = q_2, K_1 = q_2, J_2 = x, K_2 = \overline{x}, z = \overline{x}q_1q_2 + xq_1\overline{q}_2$ 

\* The excitation table

PS		χ <b>=0</b>		χ=	-1
q <sub>1</sub> q <sub>2</sub>	2	$J_1K_1$	$J_2K_2$	$J_1K_1$	$J_2K_2$
00		0 1	0 1	0 1	1 0
01		1 0	0 1	1 0	1 0
11		1 0	0 1	1 0	1 0
10		0 1	0 1	0 1	1 0
HH	H	11111	11111		

**EXAMPLES OF ANALYSIS** 

	$q_1q_2$	J <sub>1</sub> K <sub>1</sub>	J <sub>2</sub> K <sub>2</sub>	2	J <sub>1</sub> l	۱ <sub>1</sub>	J	$_2$ K $_2$
	00	0 1	0 1		0	1	1	L 0
	01	1 0	0 1		1	0	1	L 0
1	11	1 0	0 1		1	0	1	L 0
//	10	0 1	0 1		0	1	1	L 0
	q JK	00	01		1.1	10	0	
	JK q 0	00	01		1.1	10		
	0 1							

11	10, 1	10, 1 11			
10	00,0	00,0		,1	
	11111				
PS	N	NS			
FS	x=0	х	=1		
Α	A,O	E	3,0		
В	DΩ		0.0		

C,0

B,1

D,1

A,0

00,0

10,0

01,0

11.0


 $\mathsf{q_1}\mathsf{q_2}$ 

01

The state table

188

186




EXAMPLES OF ANALYSIS


\* Example 2. Analyze the following logic diagram

CLOCK

LOCK

190





### SIMPLIFICATION OF SEQUENTIAL CIRCUIT

- \* Two states of a sequential system are equivalent if, starting in either state, any one input produces the same output and equivalent next state.
- If two states are equivalent, we can remove one of them and have a system with fewer states. Usually, a system with fewer states are less expensive to implement.

193

### A TABULAR METHOD FOR STATE REDUCTION

- \* A chart with one square for each possible pairing of states. The chart has one row for each state except the first and one column for each state except the last. We enter in each square
  - an X if those states cannot be equivalent because the outputs are different.
  - a  $\sqrt{1}$  if the states are equivalent (because they have the same output and go to the same state or go to each other for each input)
  - the conditions that must be met for those two states to be equivalent that is, which states must be equivalent to make these equivalent)

SIMPLIFICATION OF SEQUENTIAL CIRCUIT

Occasionally, we can tell states are equivalent by just inspecting the state table

PS	NS			
PS	x=0	x=1		
Α	C,0	В,0		
В	E,0	D,0		
С	A,0	D,1		
D	A,0	B,1		
E	A,0	B,1		

PS		
Po	x=0	x=1
Α	C,0	B,0
В	D,0	D,0
С	A,0	D,1
D	A,0	B,1

x=0

C,0

Α

x=1

B,0

D,0

For states D and E, the next state is the same (A) for x=0 and is also the same (B) for x=1. The outputs are the same for each state, for both x=0 and x=1. Thus, we can remove one of the states, for example, state E

194


### A TABULAR METHOD FOR STATE REDUCTION

Example 1. In order for states A and B to be equivalent. they must have the same output for both x=0 and x=1 and must go to equivalent state. Thus, C must be equivalent to E and B must be equivalent to

Since B o cannot be x in BD a those squ

alvaloric to E and B mast be equivalent to							С		A,0		D,1	
nce B cannot be equivalent to B and C							D		A,0		B,1	
nnot be equivalent to E (there are already							E	А	A,0		В,1	
n BD and CE squares), so we cross out ose squares, leaving only one check.												
Jse squares, leaving only one check.												
В	CE,BD	HIIII			В	E,BQ						
С	X	Х		Ш	С	Х	Х					
D	X	Х	BD		D	Х	Х		<b>B</b> 88			


195 196




A TABULAR METHOD FOR STATE REDUCTION Example 3. BDF x=0 x=1 ABD AF В 1 Α X 1 X X BD,CE С Α 1 Ε X X Χ CDE BCD D D 0 Ε В С 0 В No states can be combined and the state table cannot be reduced


198


197







199 200









203 204