
processing_system7_0
M_AXI_GP0
FIXED_IO
FCLK_CLK0
FCLK_RESET0_N
M_AXI_GP0_ACLK
ZYNQ7 Processing System
smartconnect_0
S00_AXI
S01_AXI
aclk
aresetn
M01_AXI
M00_AXI
M02_AXI
AXI SmartConnect
FIXED_IO
snn_mlp_0
s_axi_CTRL
ap_clk
ap_rst_n
m_axi_gmem
interrupt
Snn_mlp (Pre-Production)
axi_bram_ctrl_0
S_AXI
s_axi_aclk
s_axi_aresetn
BRAM_PORTA
AXI BRAM Controller
blk_mem_gen_0
BRAM_PORTA
rsta_busy
Block Memory Generator
axi_gpio_0
S_AXI
s_axi_aresetn
s_axi_aclk
GPIO
gpio_rtl
AXI GPIO
proc_sys_reset_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
peripheral_aresetn[0:0]
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
Processor System Reset