

Survey of Scientific Computing (SciComp 301)

Dave Biersach
Brookhaven National
Laboratory
dbiersach@bnl.gov


Session 26
Boolean Algebra,
Logic Gates

Session Goals

- Understand the Boolean mathematics of the three basic logic gates: NOT, AND, and OR
- Learn how to draw individual logic gates and how to <u>chain</u> multiple logic gates together in a circuit
- Incorporate multiple data input and output lines in a circuit
- Develop truth tables and analyze logic circuits to calculate the output states given the input states
- Understand how half-adders and full-adders operate
- Appreciate how memory can be constructed from gates

George Boole (1815 – 1864)


- English mathematician
- 1847 published rules of symbolic logic ("Boolean Algebra")
- Only person with a data type named after him ("bool")



Boolean Logic Gates

- Logic Gates
 - Three types: **NOT** (inverter), **AND**, **OR**
 - Gates have 1 or 2 input lines, and 1 output line
- Input / Output lines are either:
 - False, F, Cold, Low, L, 0 (Zero)
 - True, T, Hot, High, H, 1
- The <u>left</u> side of a **truth table** is counted using **Base 2** to ensure every possible *permutation* of input states is evaluated across the entire circuit


Boolean Logic Gates




Boolean Logic Gates

- NOT (inversion) is sometimes shown as a "bar" on top
- OR is a "sum" while AND is a "multiply" (modulo 2)
 - OR is sometimes shown as A + B
 - AND is sometimes shown as A B
- Circuits flow (propagate state) from "Left to Right"
 - The <u>output</u> of one gate flows into the <u>input(s)</u> of the <u>next</u> gate(s)
 - We can evaluate a gate's output line only when we know the value for every input line entering that gate

Chaining Logic Gates




Truth Tables




Wire Overlap vs. Intersection


- Use **filled** circles **only** for electrical <u>junction</u> points
- Carry forward current logic state of line into each branch




XOR Gate



NAND and **NOR** Gates




A NAND gate is equivalent to an inversion followed by an OR



A NOR gate is equivalent to an inversion followed by an AND

Multi-Input Gates

Truth Tables



| Α | A(B + C) |
|---------------------------|----------|
| В | 1 |
| $C \longrightarrow B + C$ | |

| 000_{2} | = | 0_{10} |
|-----------|---|------------------------|
| 0012 | = | 1 ₁₀ |
| 010 | _ | 2 |

$$010_2 = \mathbf{2}_{10}$$

$$011_2 = \mathbf{3}_{10}$$

$$100_2 = \mathbf{4}_{10}$$

$$101_2 = \mathbf{5}_{10}$$

$$110_2 = \mathbf{6}_{10}$$

$$111_2 = \mathbf{7}_{10}$$


| Α | В | С | АВ | AC | AB + AC |
|---|---|---|----|----|---------|
| 0 | 0 | 0 | 0 | 0 | o |
| 0 | 0 | 1 | 0 | 0 | О |
| 0 | 1 | 0 | 0 | 0 | О |
| 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |

| Α | В | С | A | B+C | A(B + C) |
|---|---|---|---|-----|----------|
| 0 | 0 | 0 | 0 | 0 | O |
| 0 | 0 | 1 | 0 | 1 | О |
| 0 | 1 | 0 | 0 | 1 | О |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | O |
| 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 |

With 3 *input* lines, there should be $2^3 = 8$ rows in the circuit's truth table (0-7)

Lab 1 – Complete a Truth Table

| | INPUT | | | | OUTPUT |
|--------------------|-------|---|---|---|--------|
| Base ₁₀ | Α | В | С | D | |
| 0 | 0 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 0 | 1 | |
| 2 | 0 | 0 | 1 | 0 | |
| 3 | 0 | 0 | 1 | 1 | |
| 4 | 0 | 1 | 0 | 0 | |
| 5 | 0 | 1 | 0 | 1 | |
| 6 | 0 | 1 | 1 | 0 | |
| 7 | 0 | 1 | 1 | 1 | |
| 8 | 1 | 0 | 0 | 0 | |
| 9 | 1 | 0 | 0 | 1 | |
| 10 | 1 | 0 | 1 | 0 | |
| 11 | 1 | 0 | 1 | 1 | |
| 12 | 1 | 1 | 0 | 0 | |
| 13 | 1 | 1 | 0 | 1 | |
| 14 | 1 | 1 | 1 | 0 | |
| 15 | 1 | 1 | 1 | 1 | |





| NOT Gate | | |
|----------|--------|--|
| INPUT | OUTPUT | |
| 0 | 1 | |
| 1 | 0 | |


| AND Gate | | | |
|----------|----|--------|--|
| INF | UT | OUTPUT | |
| 0 | 0 | 0 | |
| 0 | 1 | 0 | |
| 1 | 0 | 0 | |
| 1 | 1 | 1 | |

| OR Gate | | | | |
|---------|---|--------|--|--|
| INPUT | | OUTPUT | | |
| 0 | 0 | 0 | | |
| 0 | 1 | 1 | | |
| 1 | 0 | 1 | | |
| 1 | 1 | 1 | | |

Logic Gates in the Real World









Gate Equivalence

• Augustus De Morgan's laws:

- Can make an AND gate from 3 NOTs and 1 OR
- Can make an OR gate from 3 NOTs and 1 AND
- Simply invert both inputs and the output!





OR from AND



AND from OR


De Morgan's Laws







We can build any circuit using just NAND or NOR gates!

Apollo Guidance Computer






Apollo Guidance Computer



Drawing A Digital Circuit



Logisim a graphical tool for designing and simulating logic circuits


http://www.cburch.com/logisim


Logisim is an educational tool for designing and simulating digital logic circuits. With its simple toolbar interface and simulation of circuits as you build them, it is simple enough to facilitate learning the most basic concepts related to logic circuits. With the capacity to build larger circuits from smaller subcircuits, and to draw bundles of wires with a single mouse drag, Logisim can be used (and is used) to design and simulate entire CPUs for educational purposes.


Logisim is used by students at colleges and universities around the world in many types of classes, ranging from a brief unit on logic in general-education computer science surveys, to computer organization courses, to full-semester courses on computer architecture.


Logisim a graphical tool for designing and simulating logic circuits


http://www.cburch.com/logisim


























































Select **Project** menu...














- Create a truth table with input variables (A, B, C) that represent the vote (yeah or nay) of three people
- Design a circuit that emits 1 as output if and only if at least
 2 out of the 3 input lines are also 1
 - Start out by making a truth table for all 8 possible input permutations
 - Then use AND gates to select only those input permutations that that represent valid (1/high/true) "majority" output
 - Then use OR gates to gather the output of those AND gates into a single output line


2 of 3 Majority Voting Truth Table


| INPUT | | | OUTPUT |
|-------|---|---|--------|
| Α | В | С | V |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |




2 of 3 Majority Voting Truth Table

| INPUT | | | OUTPUT |
|-------|---|---|--------|
| Α | В | С | V |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |






Binary Addition




Half-Adder Circuit


| Half ADDER Truth Table | | | | | |
|------------------------|---|--|---|------------------|--|
| INPUT OUTPU | | | | | |
| Α | В | | S | C _{out} | |
| 0 | 0 | | 0 | 0 | |
| 0 | 1 | | 1 | 0 | |
| 1 | 0 | | 1 | 0 | |
| 1 | 1 | | 0 | 1 | |



Full Adder Circuit



Full Adder Circuit using NAND gates





Lab 3


- Using <u>only</u> 1 OR, 2 XOR, and 2 AND gates, design a FULL ADDER circuit
- The circuit has 3 input lines, and 2 output lines to indicate the sum and if there needs to be a carry to the next column
- Consider how FULL ADDERs can be chained to sum two
 3-bit numbers

| | FULL ADDER Truth Table | | | | |
|---|------------------------|-----------------|--|--------|------------------|
| | INPUT | | | OUTPUT | |
| Α | В | C _{in} | | S | C _{out} |
| 0 | 0 | 0 | | 0 | 0 |
| 0 | 0 | 1 | | 1 | 0 |
| 0 | 1 | 0 | | 1 | 0 |
| 0 | 1 | 1 | | 0 | 1 |
| 1 | 0 | 0 | | 1 | 0 |
| 1 | 0 | 1 | | 0 | 1 |
| 1 | 1 | 0 | | 0 | 1 |
| 1 | 1 | 1 | | 1 | 1 |











Chaining Full Adders with Ripple Carry




1 Bit Memory : Set-Reset Latch




| Input | | Output | | |
|-------|---|---------------|---|--|
| S | R | Р | Q | |
| 0 | 0 | Hold Output | | |
| 0 | 1 | 1 0 | | |
| 1 | 0 | 0 1 | | |
| 1 | 1 | Invalid Input | | |


1 Bit Memory : Set-Reset Latch

| RS | Q | |
|-----|---|-------------|
| 0 0 | Q | (no change) |
| 0 1 | 1 | (set) |
| 10 | 0 | (reset) |






(b) Logic symbol with true/complement outputs




(c) Setting the latch




(d) Resetting the latch

1 Bit Memory: A <u>clocked</u> J-K Flip-flop




| С | J | K | Q | Q |
|---|---|---|--------|--------|
| 乙 | 0 | 0 | latch | latch |
| 乙 | 0 | 1 | 0 | 1 |
| 工 | 1 | 0 | 1 | 0 |
| 工 | 1 | 1 | toggle | toggle |
| Х | 0 | 0 | latch | latch |
| Х | 0 | 1 | latch | latch |
| х | 1 | 0 | latch | latch |
| Х | 1 | 1 | latch | latch |



A J-K flip-flop can be set/reset/toggled only during the *rising edge* of the clock signal


When the clock is low a **latch** maintains its prior output value

Reading 3 bits from a 4 address memory




Counter = An **Adder** with **Memory**

A four-bit synchronous "up" counter



Counter = An **Adder** with **Memory**



Now You Know...

- Digital Logic Circuits
 - All computers are made from chains of simple logic gates
 - NAND and NOR gates are universal → they can make all other gates!
- How a computer performs arithmetic = full adders
 - Subtraction is just addition with inverted logic
 - Multiplication is just repeated addition
 - Division is just repeated subtraction
- How a computer stores numbers in memory = flip-flops
 - Four gates make a bit, eight bits make up a byte
 - Imagine how many gates are in your 32GB smartphone!