

## Overview



### Features and Benefits | Product Details

- RF output frequency range: 53.125 MHz to 13,600 MHz
  - Noise floor integer channel: -227 dBc/Hz
  - Noise floor fractional channel: -225 dBc/Hz
- Integrated rms jitter (1 kHz to 20 MHz): 97 fs for 6 GHz output
- Fractional-N synthesizer and integer N synthesizer
- Pin compatible to the [ADF5355](#)
- High resolution, 52-bit modulus
- Phase frequency detector (PFD) operation to 125 MHz
- Reference input frequency operation to 600 MHz
- Maintains frequency lock over -40°C to +85°C
- Low phase noise, voltage controlled oscillator (VCO)
- Programmable divide by 1, 2, 4, 8, 16, 32, or 64 output
- Analog and digital power supplies: 3.3 V
- Charge pump and VCO power supplies: 5.0 V typical
- Logic compatibility: 1.8 V
- Programmable output power level
- RF output mute function
- Supported by the ADIsimPLL design tool

Project/Equipment -		Designer Designer	
Document		Drawn by DrawnBy	
TE/MPE		Check by -	
Last Mod. -		07.02.2020	
File PLL.SchDoc		Print Date 07.02.2020 10:20:44	
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		Sheet 1 of 10	
EDA-XXXXX-VX-X		Size A3	
		Rev -	

Separate ground plane for PA - no DC ground loop in case of powering from external connector.



Test without this filter. if harmonics are ok short it.



INFO:  
-due to filters used frontend shall operate with quite high IF 2GHz  
LO FREQ can be adjusted from 4 to 8GHz (with component reassembly)

B9 SCH  
B8 SCH  
B31 SCH  
B16 SCH  
B5 SCH  
B11 SCH  
B15 SCH







GroundsCoupling  
GroundsCoupling.SchDoc




Note: for debugging purposes shutdown pins are disconnected from FMC

LNA\_PD  
TX\_NSHDN  
FE\_NSHDN\_DEEP  
CR\_NSHDN


Project/Equipment		-	
Document		Title	
TE/MPE		Title2	
Designer		Designer	
Drawn by		DrawnBy	
Check by		-	
Last Mod.		07.02.2020	
File		FrontEnd.SchDoc	
Print Date		07.02.2020 10:20:44	
European Organization for Nuclear Research		Sheet 2 of 10	
CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X	
		A3	















Project/Equipment -		
<div>Document</div> <div>TE/MPE</div> <div></div>	Designer Designer	
	Drawn by DrawnBy	XX/XX/XXXX
	Check by -	-
	Last Mod. -	24.11.2019
	File PreampTX.SchDoc	
Print Date 07.02.2020 10:20:46		Sheet 7 of 10
European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland		EDA-XXXXX-VX-X A3 -





Project/Equipment -			
<div>Document</div> <div>TE/MPE</div> <div></div>	<div>Title</div> <div>Title2</div> <div>European Organization for Nuclear Research CH-1211 Genève 23 - Switzerland</div>		Designer Designer
			Drawn by DrawnBy
			Check by -
			Last Mod. -
			File Preamp.SchDoc
Print Date 07.02.2020 10:20:46		Sheet 7 of 10	Size A3
EDA-XXXXX-VX-X		Rev -	






Title		
Size A3	Number	Revision
Date:	07.02.2020	Sheet of
File:	D:\My Work\...\LTM8074neg_PA.SchDocDrawn By:	





Title			
Size A3	Number		Revision
Date:	07.02.2020		Sheet of
File:	D:\My Work\...\LTM8074_PA.SchDoc		Drawn By:



Title			
Size A3	Number		Revision
Date:	07.02.2020		Sheet of
File:	D:\My Work\...\LTM8074neg_SchDoc		Drawn By:

## PIN FUNCTIONS

**GND (Bank 1, Pin L1):** Tie these GND pins to a local ground plane below the LTM8056 and the circuit components. In most applications, the bulk of the heat flow out of the LTM8056 is through these pads, so the printed circuit design has a large impact on the thermal performance of the part. See the PCB Layout and Thermal Considerations sections for more details. Return the  $R_{FB1}/R_{FB2}$  feedback divider to this net.

**V<sub>OUT</sub> (Bank 2):** Power Output Pins. Apply output filter capacitors between these pins and GND pins.

**V<sub>IN</sub> (Bank 3):** Input Power. The V<sub>IN</sub> pin supplies current to the LTM8056's internal power switches and to one terminal of the optional input current sense resistor. This pin must be locally bypassed with an external, low ESR capacitor; see Table 1 for recommended values.

**I<sub>OUT</sub> (Pin D1):** Output Current Sense. Tie this pin to the output current sense resistor. The output average current sense threshold is 58mV, so the LTM8056 will regulate the output current to 58mV/R<sub>SENSE</sub>, where R<sub>SENSE</sub> is the value of the output current sense resistor in ohms. The load is powered through the sense resistor connected at this pin. Tie this pin to V<sub>OUT</sub> if no output current sense resistor is used. Keep this pin within ±0.5V of V<sub>OUT</sub> under all conditions.

## PIN FUNCTIONS

**RT (Pin H1):** Timing Resistor. The RT pin is used to program the switching frequency of the LTM8056 by connecting a resistor from this pin to ground. The range of oscillation is 100kHz to 800kHz. The Applications Information section of the data sheet includes a table to determine the resistance value based on the desired switching frequency. Minimize capacitance at this pin. A resistor to ground must be applied under all circumstances.

**SYNC (Pin H2):** External Synchronization Input. The SYNC pin has an internal pull-down resistor. See the Synchronization section in Applications Information for details. Tie this pin to GND when not used.

**FB (Pin J1):** Output Voltage Feedback. The LTM8056 regulates the FB pin to 1.2V. Connect the FB pin to a resistive divider between the output and GND to set the output voltage. See Table 1 for recommended FB divider resistor values.

**COMP (Pin J2):** Compensation Pin. The LTM8056 is equipped with internal compensation that works well with most applications. In some cases, the performance of the LTM8056 can be enhanced by modifying the control loop compensation by applying a capacitor or RC network to this pin.

**SS (Pin K1):** Soft-Start. Connect a capacitor from this pin to GND to increase the soft-start time. Soft-start reduces the input power source's surge current by gradually increasing the controller's current limit. Larger values of the soft-start capacitor result in longer soft-start times. If no soft-start is required, leave this pin open.

**LL (Pin F1):** Light Load Indicator. This open drain pin indicates that the output current, as sensed through the resistor connected between V<sub>OUT</sub> and I<sub>OUT</sub>, is approximately equivalent to 6mV or less. Its state is meaningful only if a current sense resistor is applied between V<sub>OUT</sub> and I<sub>OUT</sub>. This is useful to change the switching behavior of the LTM8056 in light load conditions.

**SV<sub>IN</sub> (Pins F10, F11):** Controller Power Input. Apply a separate voltage above 5V if the LTM8056 is required to operate when the main power input (V<sub>IN</sub>) is below 5V. Bypass these pins with a high quality, low ESR capacitor. If a separate supply is not used, connect these pins to V<sub>IN</sub>.

**CLKOUT (Pin G1):** Clock Output. Use this pin as a clock source when synchronizing other devices to the switching frequency of the LTM8056. When this function is not used, leave this pin open.

**MODE (Pin G2):** Switching Mode Input. The LTM8056 operates in forced continuous mode when MODE is open, and can operate in discontinuous switching mode when MODE is low. In discontinuous switching mode, the LTM8056 will block reverse inductor current. This pin is normally left open or tied to LL. This pin may be tied to GND for the purpose of blocking reverse current if no output sense resistor is used.



**CTL (Pin K2):** Current Sense Adjustment. Apply a voltage below 1.2V to reduce the current limit threshold of I<sub>OUT</sub>. Drive CTL to less than about 50mV to stop switching. The CTL pin has an internal pull-up resistor to 2V. If not used, leave this pin open.

**I<sub>OUTMON</sub> (Pin L2):** Output Current Monitor. This pin produces a voltage that is proportional to the voltage between V<sub>OUT</sub> and I<sub>OUT</sub>. I<sub>OUTMON</sub> will equal 1.2V when V<sub>OUT</sub> – I<sub>OUT</sub> = 58mV. This feature is generally useful only if a current sense resistor is applied between V<sub>OUT</sub> and I<sub>OUT</sub>. This is a high impedance output. Use a buffer to drive a load.

**I<sub>INMON</sub> (Pin L3):** Input Current Monitor. This pin produces a voltage that is proportional to the voltage between I<sub>IN</sub> and V<sub>IN</sub>. I<sub>INMON</sub> will equal 1V when I<sub>IN</sub> – V<sub>IN</sub> = 50mV. This feature is generally useful only if a current sense resistor is applied between V<sub>IN</sub> and I<sub>IN</sub>.

**RUN (Pin L4):** LTM8056 Enable. Raise the RUN pin voltage above 1.2V for normal operation. Above 1.2V (typical), but below 6V, the RUN pin input bias current is less than 1μA. Below 1.2V and above 0.3V, the RUN pin sinks 3μA so the user can define the hysteresis with the external resistor selection. This will also reset the soft-start function. If RUN is 0.3V or less, the LTM8056 is disabled and the SV<sub>IN</sub> quiescent current is below 1μA.

**I<sub>IN</sub> (Pin L9):** Input Current Sense. Tie this pin to the input current sense resistor. The input average current sense threshold is 50mV, so the LTM8056 will regulate the input current to 50mV/R<sub>SENSE</sub>, where R<sub>SENSE</sub> is the value of the input current sense resistor in ohms. Tie to V<sub>IN</sub> when not used. Keep this pin within ±0.5V of V<sub>IN</sub> under all conditions.



Title		
Size	Number	Revision
A3		
Date:	07.02.2020	Sheet of
File:	D:\My Work\...\LTM8056.SchDoc	Drawn By: