








TITLE: POWER		REV: 1.0
EasyEDA	Company: Chris Jamieson	Sheet: 1/1
	Date: 2022-08-07	Drawn By: Chris Jamieson






Input  
Output  
Bi-Dir



ToDo: Not sure if  
pull-up req? IRQ  
will also need one  
if so.



FYI: This is  
Pulled-Down so that it holds  
RST=0 whilst programming the  
FPGA



TITLE:  
UKA1




Company: Chris Jamieson

Date: 2022-08-08 Drawn By: Chris Jamieson

REV: 1.0

Sheet: 1/1



Date: 2022-08-12 Drawn By: Chris Jamieson