# ECE408 / CS483 / CSE408 Summer 2024

**Applied Parallel Programming** 

Lecture 7: DRAM Bandwidth

# What Will You Learn Today?

- organization of memory based on dynamic RAM (DRAM)
- the use of burst mode and multiple banks (both sources of parallelism) to increase DRAM performance (data rate)
- memory access coalescing, which connects GPU kernel performance to DRAM organization

# Global Memory (DRAM) Bandwidth

#### Ideal



#### Reality




©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018

# Most Large Memories Use DRAM


- Random Access Memory (RAM): same time needed to read/write any address
- Dynamic RAM (DRAM):
  - bit stored on a capacitor
  - connected via transistor to
     bit line for read/write
  - bits disappear after a while

     (around 50 msec, due to tiny
     leakage currents through transistor),
     and must be rewritten (hence dynamic)



# Many Cells (Bits) per Bit Line


- About 1,000 cells connect to each BIT LINE.
- Connection/disconnection depends on SELECT line.
- Some address bits decoded to connect exactly one cell to the BIT LINE.




©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018

### DRAM is Slow But Dense

- Capacitance...
  - tiny for the BIT, but
  - huge for theBIT LINE
- Use an amplifier for higher speed!
- Still slow...
- But only need
   1 transistor per bit.




# **DRAM Bank Organization**



### DRAM Interfaces are Clocked


- DRAM cells are not clocked (clocking requires transistors).
- DRAM interfaces are clocked.
  - DDR: Core speed = ½ interface speed
  - DDR2/GDDR3: Core speed = ¼ interface speed
  - DDR3/GDDR4: Core speed = ½ interface speed
  - … likely to be worse in the future

## Consider a READ Operation from an 8×2-bit DRAM




2007-2018

### The Other 2 Bits on the Line are "Free"




## Obtain a 4-bit "Burst" by Changing MUX Input Bit




2007-2018


## Second Step: READ Other 2 Bits




# **DRAM Bursting Increases Useful Activity**




# Multiple DRAM Banks



# DRAM Bursting for the 8x2 Bank



# Review: 2D Array Linearization in C




linearized order in increasing address

### Review: A Simple Matrix Multiplication Kernel

```
global void MatrixMulKernel(float* M, float* N, float* P, int Width)
// Calculate the row index of the P element and M
int Row = blockIdx.y * blockDim.y + threadIdx.y;
// Calculate the column index of P and N
int Col = blockIdx.x * blockDim.x + threadIdx.x;
if ((Row < Width) && (Col < Width)) {
  float Pvalue = 0;
   // each thread computes one element of the block sub-matrix
  for (int k = 0; k < Width; ++k)
     Pvalue += M[Row*Width+k] * N[k*Width+Col];
   P[Row*Width+Col] = Pvalue;
```


### Two Access Patterns




k is loop counter in the inner product loop of the kernel code


19

### Accesses to N are Coalesced






### Accesses to M are NOT Coalesced!




©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018

## Recall: First Tile Load by Thread Block (0,0)



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/C5483/ University of Illinois at Urbana-Champaign

## Use of Shared Memory Enables "Corner Turning"



©Wen-mei W. Hwu and David Kirk/NVIDIA, ECE408/CS483/ECE498AL, University of Illinois, 2007-2018

## **QUESTIONS?**

## **READ CHAPTER 5!**

# **Problem Solving**

 Q: Which of the following two lines of a kernel code has better performance?

```
int tx = blockIdx.x * blockDim.x + threadIdx.x;
int ty = blockIdx.y * blockDim.y + threadIdx.y;
A) B[ty * Width + tx] = 2 * A[ty * Width + tx];
B) B[tx * Width + ty] = 2 * A[tx * Width + ty];
```

A: Remember that X is the smallest dimension for linearizing thread indices, so "adjacent" in X (same Y, Z) often means the same warp. Threads in a warp should access adjacent memory locations, so line A is better than line B.

## **Problem Solving**

Q: Consider a DRAM system with a burst size of 512 bytes and a peak bandwidth of 240 GB/s. Assume a thread block size of 1024 and warp size of 32 and that A is a floating-point array in the global memory. What is the maximal memory data access throughput we can hope to achieve in the following access to A?

```
int i = blockIdx.x * blockDim.x + threadIdx.x;
float temp = A[4*i] + A[4*i+1];
```

A: From a burst of 512 bytes, we will only use every other 8 bytes due to reading from [4\*i] and [4\*i+1] memory locations.

So, we can expect 120 GB/s.

In early GPUs, with no caching, the two loads might be separated enough to cut that bandwidth to 60 GB/s (4 of every 16B used per load).