# ECE408 / CS483 / CSE408 Summer 2024

Applied Parallel Programming

Lecture 5: Locality and Tiled Matrix Multiplication

# What Will You Learn Today?

- to evaluate the performance implications of global memory accesses
- prepare for MP-3: tiled matrix multiplication
- to assess the benefits of tiling

# Kernel Invocation (Host-side Code) vk

#### The Problem: Accesses to Global Memory

```
global void MatrixMulKernel(float* d M, float* d N, float* d P, int Width)
// Calculate the row index of the d P element and d M
 int Row = blockIdx.y*blockDim.y+threadIdx.y;
// Calculate the column idenx of d P and d N \,
 int Col = blockIdx.x*blockDim.x+threadIdx.x;
 if ((Row < Width) && (Col < Width)) {
   float Pvalue = 0;
// each thread computes one element of the block sub-matrix
   for (int k = 0; k < Width; ++k)
                                                 accesses
     Pvalue += d M[Row*Width+k] --*-
                                                 to global
                  d N[k*Width+Col];
      P[Row*Width+Coll = Pvalue;
                                                 memory
      © David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018
      ECE408/CS483/ University of Illinois at Urbana-Champaign
```

#### Review: 4B of Data per FLOP


- Each threads access global memory
  - -for elements of M and N:
  - -4B each, or 8B per pair.
  - –(And once TOTAL to P per thread—ignore it.)
- With each pair of elements,
  - -a thread does a single multiply-add,
  - -2 FLOP—floating-point operations.
- So for every FLOP,
  - -a thread needs 4B from memory:
  - **-4B / FLOP**

#### Review: Extremely Poor Performance

- One generation of GPUs:
  - -1,000 GFLOP/s of compute power, and
  - -150 GB/s of memory bandwidth.
- Dividing bandwidth by memory requirements:

$$\frac{150 \ GB/s}{4 \ B/FLOP} = 37.5 \ \text{GFLOP/s}$$

which limits computation!



<sup>©</sup> David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

#### The Solution? Reuse Memory Accesses!

But 37.5 GFLOPs is a limit.

In an actual execution,

- memory is not busy all the time, and
- the code runs at about 25 GFLOPs.

To get closer to 1,000 GFLOPs

- we need to drastically cut down
- accesses to global memory.

But ... how?

# Tiled Matrix-Matrix Multiplication using Shared Memory

# A Common Programming Strategy


- The dilemma:
  - Matrices M and N are large.
  - They fit easily in global memory, but that's slow.
  - Shared memory is fast, but M and N don't fit.
- The solution:
  - Break M and N into tiles
  - (called blocks in the much older CPU literature).
  - Read a tile into shared memory.
  - Use the tile from shared memory.
  - Repeat until done.

# A Common Programming Strategy

- In a GPU, only threads in a block can use shared memory.
- Thus, each block operates on separate tiles:
  - Read tile(s) into shared memory using multiple threads to exploit memory-level parallelism.
  - Compute based on shared memory tiles.
  - Repeat.
  - Write results back to global memory.

# **Declaring Shared Memory Arrays**

# Shared Memory Tiling Basic Idea



#### Transform Global Memory Accesses into On-Chip Accesses

#### Identify a tile of global data

- with each datum accessed by multiple threads
- and/or accessed repeatedly.


#### Change access pattern in kernel

- Load the tile from global memory into on-chip memory
- Have the threads access the data from on-chip memory
- Move on to the next tile

# Idea: Place global memory data into Shared Memory for reuse

 Each input element is used to calculate
 WIDTH elements of P.

 Load each element into Shared Memory and have several threads use the local version to reduce memory bandwidth.




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

## **Tiled Multiply**

 Break up the execution of the kernel into phases so that the data accesses in each phase are focused on one subset (tile) of M and N

TILE WIDTH




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

by .

## Loading a Tile


- All threads in a block participate
  - Each thread loads
    - one M element and
    - one N element
  - in basic tiling code.
- Assign the loaded element to each thread such that the accesses within each warp is coalesced (more later).

#### Thread Block (0,0) Starts by Loading Two Tiles




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

## Thread Block (0,0) Computes on Shared Tiles (Iter 0)




 $\hfill \odot$  David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

## Thread Block (0,0) Computes on Shared Tiles (Iter 1)




 $\hfill \odot$  David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

#### Then Thread Block (0,0) Loads Two New Tiles




© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

#### Inner Loop Iteration is Now Identical (Iter 0)!



 $\ \odot$  David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign


#### Inner Loop Iteration is Now Identical (Iter 1)!




 $\hfill \odot$  David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

# Loading an Input Tile 0

0 1 2



M[Row][tx] N[ty][Col]



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

TILE\_WIDTH


TILE WIDTH TILE WIDTH

# Loading an Input Tile 1

0 1 2

Accessing tile 1 in 2D indexing:

M[Row][1\*TILE\_WIDTH+tx]
N[1\*TILE WIDTH+ty][Col]



University of Illinois at Urbana-Champaign

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007 2018 ECE408/CS483/


# Loading an Input Tile m

However, recall that M and N are dynamically allocated and can only use 1D indexing:

M[Row][m\*TILE\_WIDTH+tx]
M[Row\*Width + m\*TILE\_WIDTH + tx]

N[m\*TILE\_WIDTH+ty][Col]
N[(m\*TILE\_WIDTH+ty) \* Width + Col]

m



m

© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2010 ECE400/C3403/ University of Illinois at Urbana-Champaign


# Accessing a Tile


To perform the  $k^{\text{th}}$  step of the product within the tile:




subTileM[ty][k]

subTileN[k][tx]







© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

#### We're Not There Yet!

- But ...
- How can a thread know
  - That another thread has finished its part of the tile?
  - Or that another thread has finished using the previous tile?


We need to synchronize!

## Leveraging Parallel Strategies

- Bulk synchronous execution: threads execute roughly in unison
  - 1. Do some work
  - 2. Wait for others to catch up
  - 3. Repeat
- Much easier programming model
  - Threads only parallel within a section
  - Debug lots of little programs
  - Instead of one large one.
- Dominates high-performance applications

#### Bulk Synchronous Steps Based on Barriers

- How does it work?
   Use a barrier to wait for thread to 'catch up.'
- A barrier is a synchronization point:
  - each thread calls a function to enter barrier;
  - threads block (sleep) in barrier function until all threads have called;
  - after last thread calls function,
     all threads continue past the barrier.



© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/ University of Illinois at Urbana-Champaign

#### Use \_\_syncthreads for CUDA Blocks

How does it work in CUDA?
 Only within thread blocks!

- The function: void \_\_syncthreads (void);
- N.B.
  - All threads in block must enter (no subsets).
  - All threads must enter the SAME static call (not the same as all threads calling function!).

#### Barrier Trauma: What's Actually Done?

- What exactly is guaranteed to have finished?
  - Are shared memory operations before a barrier (e.g., stores) guaranteed to have completed?
  - What about global memory ops?
  - What about atomic ops with no return values?
  - What about I/O operations?
- CUDA manual: all global and shared memory ops (which presumably includes atomic variants) have completed.
- Avoid assumptions about I/O (such as printf).

## Tiled Matrix Multiplication Kernel

```
global void MatrixMulKernel(float* M, float* N, float* P, int Width)
1. shared float subTileM[TILE WIDTH] [TILE WIDTH];
   shared float subTileN[TILE WIDTH][TILE WIDTH];
3. int bx = blockIdx.x; int by = blockIdx.y;
4. int tx = threadIdx.x; int ty = threadIdx.y;
   // Identify the row and column of the P element to work on
5. int Row = by * TILE WIDTH + ty; // note: blockDim.x == TILE WIDTH
6. int Col = bx * TILE WIDTH + tx; // blockDim.y == TILE WIDTH
7. float Pvalue = 0;
   // Loop over the M and N tiles required to compute the P element
   // The code assumes that the Width is a multiple of TILE WIDTH!
8. for (int m = 0; m < Width/TILE WIDTH; ++m) {
       // Collaborative loading of M and N tiles into shared memory
       subTileM[ty][tx] = M[Row*Width + m*TILE WIDTH+tx];
10.
    subTileN[ty][tx] = N[(m*TILE WIDTH+ty)*Width+Col];
    syncthreads();
11.
     for (int k = 0; k < TILE WIDTH; ++k)
12.
13.
          Pvalue += subTileM[ty][k] * subTileN[k][tx];
      syncthreads();
14.
15. }
16. P[Row*Width+Col] = Pvalue;
© David Kirk/NVIDIA and Wen-mei W. Hwu, 2007-2018 ECE408/CS483/
```

University of Illinois at Urbana-Champaign

#### Compare with Basic MM Kernel

```
__global___ void MatrixMulKernel(float* M, float* N, float* P, int Width)
{
    // Calculate the row index of the P element and M
    int Row = blockIdx.y * blockDim.y + threadIdx.y;
    // Calculate the column index of P and N
    int Col = blockIdx.x * blockDim.x + threadIdx.x;

if ((Row < Width) && (Col < Width)) {
    float Pvalue = 0;

    // each thread computes one element of the block sub-matrix
    for (int k = 0; k < Width; ++k)
        Pvalue += M[Row*Width+k] * N[k*Width+Col];

    P[Row*Width+Col] = Pvalue;
    }
}</pre>
```

#### Use of Large Tiles Shifts Bottleneck

- Recall our example GPU: 1,000 GFLOP/s, 150 GB/s
- 16x16 tiles use each operand for 16 operations
  - reduce global memory accesses by a factor of 16
  - 150GB/s bandwidth supports (150/4)\*16 = 600 GFLOPS!
- 32x32 tiles use each operand for 32 operations
  - reduce global memory accesses by a factor of 32
  - 150 GB/s bandwidth supports (150/4)\*32 = 1,200 GFLOPS!
  - Memory bandwidth is no longer the bottleneck!

#### Also Need Parallel Accesses to Memory

- Shared memory size
  - implementation dependent
  - 64kB per SM in Maxwell (48kB max per block)
- Given TILE\_WIDTH of 16 (256 threads / block),
  - each thread block uses2\*256\*4B = 2kB of shared memory,
  - which limits active blocks to 32;
  - max. of 2048 threads per SM,
  - which limits blocks to 8.
  - Thus up to 8\*512 = 4,096 pending loads
     (2 per thread, 256 threads per block)

#### Another Good Choice: 32x32 Tiles

- Given TILE\_WIDTH of 32 (1,024 threads / block),
  - each thread block uses2\*1024\*4B = 8kB of shared memory,
  - which limits active blocks to 8;
  - max. of 2,048 threads per SM,
  - which limits blocks to 2.
  - Thus up to 2\*2,048 = 4,096 pending loads
     (2 per thread, 1,024 threads per block)

(same memory parallelism exposed)

## Current GPU? Use Device Query

Number of devices in the system

```
int dev_count;
cudaGetDeviceCount( &dev_count);
```

Capability of devices

```
cudaDeviceProp dev_prop;
for (i = 0; i < dev_count; i++) {
          cudaGetDeviceProperties( &dev_prop, i);
          // decide if device has sufficient resources and capabilities
}</pre>
```

- cudaDeviceProp is a built-in C structure type
  - dev prop.dev prop.maxThreadsPerBlock
  - Dev\_prop.sharedMemoryPerBlock

39

#### **QUESTIONS?**

#### **READ CHAPTER 4!**

Barriers are needed to ensure that one thread's writes are visible to other threads—for communication between threads in a block. Consider some code...

```
int32_t tx = threadIdx.x;
int32_t ty = threadIdx.y;
__shared__ float tile[TW][TW];
tile[ty][tx] = myNumber;
```

```
Q: Do we need to add a call to <u>syncthreads</u> here?
```

```
otherNumber = tile[ty][tx];
```

A: No \_\_syncthreads call needed: each thread reads only the value that it wrote itself!

Here's a slightly different code...

```
int32_t tx = threadIdx.x;
int32_t ty = threadIdx.y;
__shared__ float tile[TW][TW];
tile[ty][tx] = myNumber;
```

Q: Do we need to add a call to \_\_syncthreads here?

```
otherNumber = tile[tx][ty];
```

A: Yes! Otherwise, the values copied into each thread's otherNumber variable may not be deterministic.

```
Let's extend that last code...
int32_t tx = threadIdx.x;
int32_t ty = threadIdx.y;
   __shared__ float tile[TW][TW];
tile[ty][tx] = myNumber;
   __syncthreads();
otherNumber = tile[tx][ty];
```

Q: Do we need to add a call to \_\_syncthreads here?

```
thirdNumber = tile[TW - tx - 1][ty];
```

A: No: no thread modifies **tile** after the first barrier.

#### tile[ty][tx] = myNumber \* 2.0;

A: Yes! Reads for **thirdNumber** must finish before other threads change **tile**.