

---

Technical Reference

# OpenMX 4.0 GPU Version Implementation Guide

A complete picture of the NVIDIA GPU offloading implementation  
and all changes from the original OpenMX 4.0

— How cuBLAS, GEMMu8, and cuSOLVER are used, and their caveats —

---

**Target revision:** OpenMX 4.0 GPU version (as of 2026-07-23, commit `9fe8ce13`)

**Baseline for comparison:** the original OpenMX 4.0 source distribution

**Verified environment:** NVHPC SDK 26.3 / CUDA 13.1 / compute capability 12.0 (Blackwell-generation GeForce)

**Published:** July 23, 2026 (3rd edition)

**Note:** This document describes an **unofficial** port of the first-principles code [OpenMX](#) (GPL v3) to NVIDIA GPUs; it is not an official document of the OpenMX development team. File names and line numbers refer to the revision above and may change as development proceeds.

# Table of Contents

---

## 1. Introduction

## 2. Overall Architecture

Design policy / Layer structure / Enabling and dispatch / Map of GPU-offloaded targets / Handling a GPU shared by multiple ranks

## 3. How cuBLAS Is Used

Routines used / Handles and streams / Memory management / The actual GEMM engine per solver / Error handling / Caveats

## 4. How GEMMv8 Is Used

Principle and origin / Integration architecture / Precision parameters / Workspace management / Complex support / Build / Caveats

## 5. How cuSOLVER (the gpusolver Layer) Is Used

Layer structure and naming intent / APIs used / Generalized eigenvalue problem / devInfo handling / Adaptive concurrency control / ELPA fallback / Device assignment / Caveats

## 6. OpenACC versus Raw CUDA

Four patterns of data residency / host\_data interoperability / set\_hamiltonian\_gpu.cu / NVHPC-specific caveats

## 7. GPU Implementation Details by Computation Path

Band / Cluster / DC / DC-LNO / Krylov / Matrix elements / VNA projectors / Density grid / Total energy / Forces / Mixing schemes / Derived solvers

## 8. Changes Unrelated to GPU Offloading

OpenMP bug fixes / More robust memory management / Other fixes

## 9. Build System

Toolchain / Flags / Link configuration / Automatic third\_party builds / ELPA / Derived Makefiles / Procedure

## 10. Runtime Control Reference

Input keywords / Environment variable list / GPU diagnostics on stdout / Tuning guidelines

## 11. Summary of Constraints and Caveats

## Appendix A. Changed Files (47 files)

## Appendix B. Newly Added Files

## Appendix C. Development History (all 91 commits)

## References

# 1. Introduction

## 1.1 Purpose and Audience

This document describes the "OpenMX 4.0 GPU version", a port of the density-functional-theory (DFT) first-principles code **OpenMX 4.0** to NVIDIA GPUs. Based on primary sources (the source code and diffs), it covers (1) the overall picture of the current implementation, (2) **all changes** from the original OpenMX 4.0, and (3) how the three core GPU libraries — **cuBLAS**, **GEMMv8**, and **cuSOLVER** — are used, together with their caveats. Intended readers:

- Users who want to run OpenMX fast on GPUs (mainly Chapters 2, 10, and 11)
- Developers who want to understand or modify this implementation (Chapters 3–9)
- Developers considering ports to other vendors such as AMD GPUs (the gpusolver layer in Chapter 5, and Chapter 11)

Basic knowledge of DFT and the LCAO method, C, MPI, and CUDA programming is assumed.

## 1.2 OpenMX and the Position of This Port

OpenMX (Open source package for Material eXplorer) is a DFT code based on localized pseudo-atomic orbitals (LCAO) and norm-conserving pseudopotentials. Besides cluster and band calculations it offers  $O(N)$  methods such as the divide-and-conquer (DC) method, DC-LNO, and the Krylov subspace method, and non-equilibrium Green's function (NEGF) transport. It is licensed under GPL v3.

This GPU version starts from the official OpenMX 4.0 sources and adds GPU offloading incrementally over **91 commits**. The early development (up to the 51 commits covered by the 2nd edition) offloaded the dense-matrix eigenvalue problems and matrix products (GEMM) that dominate SCF; the following 40 commits broadened the scope substantially. Today, matrix-element construction (the Set\_Hamiltonian grid integrals, Set\_Nonlocal, and Set\_ProExpn\_VNA), density-grid construction (Set\_Density\_Grid), the major force traces (#2/#3/#4/#4B/#5/HNL), the total-energy grid reductions, and charge/DM mixing (a GPU path for RMM-DIISH plus fast paths for every other scheme) all run on the GPU or on equivalent fast paths. Sparse-matrix handling, communication, and I/O keep the original structure.

## 1.3 Scale of the Changes

| Item                         | Value                                                                                     | Notes                                                                                                                                 |
|------------------------------|-------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Modified source files        | 47 files (plus the <code>makefile</code> → <code>Makefile</code> rename and full rewrite) | Two sources were deleted: <code>my_cublasDgemv.c</code> / <code>my_cublasZgemv.c</code> (dormant wrappers)                            |
| Changed lines (raw diff)     | about +47,000 / -21,200                                                                   | Includes whole-file re-indentation ( <code>Force.c</code> etc.); <code>Force.c</code> alone is +15,123/-11,241                        |
| New source files             | 14 files, about 4,000 lines                                                               | gpusolver wrappers, the GEMMv8 bridge, GPU kernels for the total energy, the density grid, and Set_Hamiltonian, etc.                  |
| New build files              | 3 files                                                                                   | <code>Makefile</code> / <code>Makefile.bunshiken</code> / <code>makefile.cpu_intel.bak</code> (byte-identical backup of the original) |
| third_party (git submodules) | 2                                                                                         | GEMMv8 (pinned commit) and FFTW 3.3.11 (built in-tree); both are fetched and built automatically by <code>make</code>                 |

## 1.4 Target Environment

- **Compilers:** NVIDIA HPC SDK (NVHPC) 26.3 — `mpicc` (nvc) with OpenACC, `mpif90` (nvfortran), nvcc (CUDA 13.1)
- **GPU:** any CUDA-capable NVIDIA GPU. GEMMu8 uses INT8 Tensor Cores. Development and verification were done on compute capability 12.0 (a Blackwell-generation GeForce)
- **Parallel model:** MPI process parallelism. GPUs are assigned round-robin by intra-node local rank, and the design explicitly assumes **several ranks sharing one GPU**. Sharing is detected per physical GPU via its UUID, and concurrency is tuned automatically from VRAM estimates and real reservations (§ 2.5, § 5.5)
- **OpenMP:** the build uses `-fopenmp`, but some GPU paths (the radial-integral offload in `Set_OLP_Kin`) require single-threaded execution. GPU runs are expected to use MPI only (one thread per rank)

## 1.5 Notation

- Source locations are written as `file:line` (relative to `source/`, as of 2026-07-23).
- **GPU** runs on the GPU by default; **conditional** opt-in via environment variables or dependent on memory conditions; **CPU** intentionally kept on the CPU; **dormant** implemented but not called on any current path.
- "Original" refers to the official OpenMX 4.0 source distribution.

**How to read this document:** if you only need to know how the libraries are used, read Chapters 3–5; runtime parameters are in Chapter 10 and known pitfalls in Chapter 11. Chapter 7 is a per-computation-path (per-solver) walkthrough, cross-referenced with the per-library Chapters 3–6. The main differences from the 2nd edition (2026-07-05) are the GPU offloading of matrix-element construction, the density grid, forces, and mixing (§ 7.7–7.12), the adaptive concurrency control and ELPA fallback on all solver paths (§ 5.5–5.6), and the inter-phase GPU memory coordination (§ 2.5).

## 2. Overall Architecture

### 2.1 Design Policy

1. **Runtime switching with the CPU paths fully preserved** — GPU offloading is implemented as **added branches** in the existing code, not as a wholesale `#ifdef` replacement. A single input line, `scf.eigen.lib gpusolver`, enables it; without it, the original ELPA/ScaLAPACK/LAPACK paths run unchanged. The gate is concentrated in one runtime flag, `scf_eigen_lib_flag == GPUSOLVER` (enum value 3).
2. **Only large dense problems go to the GPU** — below the threshold `GPU_CPU_SWITCH_NUM = 1000` (`openmx_common.h:4135`; DC-LNO defaults to 800) the transfer cost dominates, so the code falls back to the CPU.
3. **Per-MPI-rank GPU use, designed for sharing** — round-robin assignment by intra-node local rank. The situation where several ranks share one GPU is addressed head-on: **device-sharing rank groups are detected via the physical GPU UUID**, and the code layers adaptive concurrency control based on VRAM estimates/real reservations, runtime ELPA fallback, allocation retries, and a registry through which GPU phases publish their memory needs (§ 2.5).
4. **GEMM<sub>ul</sub>8 first for GEMM, with automatic cuBLAS FP64 fallback** — large GEMMs run as FP64 emulation on INT8 Tensor Cores (Ozaki Scheme II); native cuBLAS is used only when the workspace cannot be allocated (Chapter 4).
5. **Diagonalization via cuSOLVER's 64-bit generic API** — mainly `cusolverDnXsyevdx` (partial eigenvalues). The generalized problem  $Hc = \varepsilon Sc$  is handled by Löwdin (symmetric) orthogonalization via the eigendecomposition of  $S$ , implemented on the GPU (Chapter 5). Where only eigenvalues are needed, the solver runs with `jobz=NOVECTOR`.
6. **Vendor-neutral naming (gpusolver)** — with a future AMD port in mind, the wrapper-layer identifiers and the input keyword were renamed from `cusolver` to `gpusolver` (commits `2302f965`, `d8219384`). The cuSOLVER API calls themselves remain as an implementation detail of the NVIDIA build. MAGMA, evaluated early on, has been removed completely (zero references in the current sources).
7. **Care for numerical reproducibility** — the GPU paths are written to preserve the CPU loop's summation order wherever it matters: density-matrix and grid-trace reductions use `#pragma acc loop seq` or element-wise sequential accumulation; the force batches reproduce the CPU code down to the position of the float-multiply→double-add cast; the mixing fast paths guarantee bitwise equivalence via pointer rotation. GEMM<sub>ul</sub>8 itself is bitwise reproducible. (Some scatter-adds use atomics and are order-nondeterministic; see Chapter 11.)
8. **Fallbacks are quiet and correct** — when VRAM is insufficient, each phase decides via an estimate or a real reservation and falls back to the conventional CPU/ELPA path. Notices are limited to once per node (or only when a value changes), and correctness is unaffected. Aborts are reserved for unrecoverable errors and for contradictions with an explicit force flag.

## 2.2 Layer Structure




Figure 1: Layer structure of the OpenMX 4.0 GPU version. Green = GPU execution, gray = CPU.

Three forms of GPU execution coexist:

- OpenACC directives** — loop parallelism for grid integrals, reductions, and matrix assembly. Besides `enter data/exit data`, the forces, mixing, and cluster paths now favor **single-allocation arenas** (`acc_malloc / cudaMalloc`) exposed through `deviceptr / acc_map_data` (Chapter 6).
- Per-solver static contexts + raw CUDA API** — persistent device buffers from `cudaMalloc` and cuBLAS/cuSOLVER handles held in file-scope structs, calling the libraries directly (`BandColGpuSolverCtx` etc.; Chapters 3 and 5).
- CUDA C++ behind extern "C" bridges** — GEMMv8 (Chapter 4) and the shared-memory-tiled matrix-element kernel `set_hamiltonian_gpu.cu` for `Set_Hamiltonian` (§ 7.7); a single-translation-unit scheme for calling C++/CUDA from C.

## 2.3 Enabling Flow and GPU Points in the SCF Loop

The GPU paths become active as follows.

- Input parsing** (`Input_std.c`): `scf.eigen.lib gpusolver` sets `scf_eigen_lib_flag = GPUSOLVER`. The old name `cusolver` is accepted as a deprecated alias with a warning; the user's choice is saved in `scf_eigen_lib_flag_input`.
- Device initialization** (`DFT_GPU_DeviceInit()` in `DFT.c`): the intra-node local rank is obtained with `MPI_Comm_split_type(MPI_COMM_TYPE_SHARED)` and `cudaSetDevice` and `acc_set_device_num` are set **as a pair**. If no

CUDA/OpenACC device is found, a warning is printed and the run demotes itself to `scf_eigen_lib_flag = ELPA2`.

3. **Per-phase entry checks:** a phase enters its GPU path only when `GPUSOLVER flag && size condition && memory condition (estimate or real reservation)` holds; otherwise the conventional path (ELPA2/CPU) runs. Verdicts are made collective (`Allreduce(MIN)`) over the device-sharing group or all of `mpi_comm_level1` so every rank takes the same side.




Figure 2: One SCF cycle and its GPU points (collinear band/cluster case).

## 2.4 Map of GPU-Offloaded Targets

Table 2-1 shows the GPU status per computation path (`scf.EigenvalueSolver`) and per auxiliary computation. Details are in Chapter 7.

| Path / computation | Main file                         | What runs on the GPU                                                                                                                                                                                                                                           | Trigger conditions                                                               |
|--------------------|-----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------|
| Cluster (Col)      | <code>Cluster_DFT_Col.c</code>    | Full root-dense diagonalization (S eigendecomposition → Löwdin → $H'$ → back-transform) plus GPU accumulation of DM/EDM; eigenvectors stay device-resident into the DM step. When both spin owners cannot fit, spin world 0's owner solves both spins serially | GPUSOLVER and $n \geq 1000$ and a <b>successful real reservation</b> (else ELPA) |
| Cluster (NonCol)   | <code>Cluster_DFT_NonCol.c</code> | Root-dense diagonalization (Dsyevx/Zheevx) on a single cudaMalloc arena + $U^\dagger H U$ (GEMMUL8 $\times 12$ ) + DM/EDM reductions. S/Ss2, sparse→dense index, cublas handle, and zheevdx workspace cached across iterations                                 | GPUSOLVER and $2n \geq 1000$ and the arena reservation succeeds (else ELPA)      |
| Band (Col)         | <code>Band_DFT_Col.c</code>       | Whole per-k-point dense pipeline device-resident. GEMMs via GEMMUL8 Zgemm, S-transform cached, NOVECTOR diagonalization on the first pass. Adaptive concurrency (UUID group + descending prefix scan)                                                          | GPUSOLVER and $n \geq 1000$ and one turn's VRAM estimate fits (else ELPA)        |



| Path / computation              | Main file                                                                                                                          | What runs on the GPU                                                                                                                                                                                                                                                                            | Trigger conditions                                                                                              |
|---------------------------------|------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| Band (NonCol)                   | <code>Band_DFT_NonCol.c</code>                                                                                                     | OpenACC-resident root-dense path; concurrency decided separately for the eigenvalues-only / eigenvectors / DM stages                                                                                                                                                                            | GPUSOLVER and $2n \geq 1000$ and the estimate fits (else ELPA)                                                  |
| DC (O(N))                       | <code>Divide_Conquer.c</code>                                                                                                      | Per-atom cluster matrices via Xsyevdx; GEMMu8→cuBLAS→CPU multi-stage fallback; device-resident S12 cache (S-cache) + cublasDgeam device transposes                                                                                                                                              | GPUSOLVER and local dimension $\geq 1000$ ( <code>OPENMX_DC_GPU_THRESHOLD</code> )                              |
| DC-LNO                          | <code>Divide_Conquer_LNO.c</code>                                                                                                  | Direct per-rank dispatch; <b>noncollinear solves now on GPU too</b> (spin-doubling transform + GEMMu8 Zgemm $\times 3$ ). Group-wide memory-fit test with CPU fallback                                                                                                                          | GPUSOLVER and local dimension $\geq 800$ ( <code>OPENMX_DCLNO_GPU_THRESHOLD</code> )                            |
| Krylov (O(N))                   | <code>Krylov.c</code>                                                                                                              | Per-atom projected-solve pipeline fused into one device visit (3 GEMMs + Xsyevd); device-resident KU basis cache                                                                                                                                                                                | GPUSOLVER and all three GEMMs with $m \cdot n \cdot k \geq 5 \times 10^7$ (device eigensolve at $n \geq 1000$ ) |
| Generic eigensolvers            | <code>Eigen_lapack.c</code><br><code>EigenBand_lapack.c</code>                                                                     | Branch to gpusolver_Syevdx(_Complex) at $n \geq 1000$ ; every one of their 20+ callers benefits automatically                                                                                                                                                                                   | GPUSOLVER and $n \geq 1000$                                                                                     |
| Polarization / DMmu / CWF / LNO | 11 files                                                                                                                           | A stereotyped GPUSOLVER branch (Dsyevx/Zheevx via dense_utils) inserted just before the ELPA2 branch                                                                                                                                                                                            | GPUSOLVER and $n \geq 1000$ and <code>na_rows==n</code> etc.                                                    |
| Matrix-element construction     | <code>Set_Hamiltonian.c</code><br><code>set_hamiltonian_gpu.cu</code><br><code>Set_Nonlocal.c</code><br><code>Set_OLP_Kin.c</code> | The dVH+Vxc+VNA grid integrals of Set_Hamiltonian run <b>on the GPU by default</b> (shared-memory-tiled CUDA kernel + adaptive wave scheduling + device-resident SCF-invariant tables). Set_Nonlocal: device-generated spherical Bessel tables + batched reductions. Set_OLP_Kin remains opt-in | GPUSOLVER (+ memory tests, § 7.7)                                                                               |
| VNA projectors                  | <code>Set_ProExpn_VNA.c</code>                                                                                                     | Three GPU batches — DS_VNA construction, HVNA traces, VNA2/VNA3 (device Bessel recurrences; Gaunt/transform tables precomputed on the host)                                                                                                                                                     | GPUSOLVER (+ per-batch memory tests)                                                                            |
| Density grid                    | <code>Set_Density_Grid.c</code><br><code>Set_Density_Grid_GPU.c</code>                                                             | Three-stage fallback chain: distributed GPU quadrature (each rank integrates its own atoms) → one-rank GPU service (owner builds the whole grid and scatters) → CPU                                                                                                                             | GPUSOLVER and Cluster/Band and <code>Cnt_switch==0</code>                                                       |
| Total energy                    | <code>Total_Energy.c</code><br><code>Total_Energy_GPU.c</code>                                                                     | Grid reductions for EXC/EH1, dipole, CWF-Dc, the EH0 two-center batch, and the Exc0 fine-mesh correction — <b>now including the noncollinear case</b>                                                                                                                                           | GPUSOLVER ( <code>OPENMX_TOTALENERGY_GPU=0</code> disables)                                                     |
| Forces                          | <code>Force.c</code>                                                                                                               | GPU reductions for #2/#4/#5; chunked batches for #3 (with on-device dOrbitals); <b>GPU dot-product batches for #4B and HNL</b> (#4B was CPU-only in the 2nd edition). Arena + peer-wait machinery makes the batches immune to shared-device memory races                                        | GPUSOLVER (+ per-stage memory tests, § 7.11)                                                                    |
| Charge/DM mixing                | <code>Mixing_H.c</code> + 5 files                                                                                                  | RMM-DIISH: two tiers (GPU-resident Gram / incremental CPU). RMM-DIIS/DIISK/DIISV/GR-Pulay/Kerker: CPU fast paths (batched Gram, incremental Gram, pointer-rotated history shifts)                                                                                                               | GPUSOLVER ( <code>OPENMX_MIX_FAST=0</code> disables)                                                            |
| NEGF complex inverse            | <code>Lapack_LU_inverses.c</code>                                                                                                  | <b>dormant</b> GPU LU inverse via cublasZgetrf/ZgetriBatched implemented but its call is commented out                                                                                                                                                                                          | — (groundwork)                                                                                                  |

Table 2-1: Map of GPU-offloaded targets



## 2.5 Handling a GPU Shared by Multiple Ranks (Overview)

A defining feature of this implementation is its layered defense for configurations like "one 16 GB GPU shared by 8–36 MPI ranks". Since the 2nd edition this defense has evolved from fixed serialization knobs to **measurement-driven adaptive control plus runtime fallbacks**.

| Mechanism                               | Description                                                                                                                                                                                                                                                                                                                                                                                     | Where                                                                                                                                                           |
|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Detecting device-sharing groups         | <code>MPI_Comm_split_type(Shared)</code> plus an Allgather of the <b>GPU UUID</b> from <code>cudaGetDeviceProperties</code> builds a communicator of ranks sharing the same physical GPU. Free VRAM is measured by everyone after returning the OpenACC pools ( <code>acc_clear_freelists()</code> ) and shared via MIN                                                                         | <code>Band_DFT_Col.c</code> , <code>Band_DFT_NoCol.c</code> , <code>Set_Hamiltonian.c</code> , <code>Mixing_H.c</code>                                          |
| Adaptive concurrency (prefix scan)      | Each rank's VRAM requirement is Allgathered and sorted in descending order; a single scan picks the largest <code>c</code> such that the top- <code>c</code> sum plus the reserve fits in the free VRAM. If everyone fits, barriers are folded away; if not, execution splits into waves (turns). The initial wave equals the device-sharing rank count (the old fixed ladder 32→...→1 is gone) | <code>BandCol_AutoGpuTurnLimit</code> , <code>BandNonCol_AutoGpuTurnLimit</code> , <code>Set_Hamiltonian_CreateGpuTurnPlan</code>                               |
| Real-reservation probes + ELPA fallback | The cluster paths decide by <b>actually cudaMalloc-ing</b> the buffers (bounded 8-try retries, full release on failure); the band paths decide from a one-turn estimate. Either way, if it does not fit, the run falls back to ELPA/ScaLAPACK, with the verdict made collective via <code>MPI_Allreduce(MIN)</code>                                                                             | <code>ClusterCol_GpuDiagFits</code> , <code>ClusterNonCol_GpuDiagFits</code> , <code>BandCol_GpuDenseFits</code> , <code>BandNonCol_GpuDiagFits</code> ( § 5.6) |
| GPU phase-need registry                 | The diagonalizers and the density grid publish "total bytes needed on this device at full concurrency" via <code>OpenMX_GpuPhaseNeed_Register()</code> ; <code>Set_Hamiltonian</code> 's resident cache admits itself only after subtracting those needs, and evicts itself when they grow (inter-phase memory coordination)                                                                    | registry in <code>openmx_common.c</code> ; consumer in <code>Set_Hamiltonian.c</code> ( § 7.7)                                                                  |
| Force-batch arenas + peer waiting       | All force-stage allocations are packed into single 512-B-aligned arenas; mandatory allocations wait up to 180 s in 50 ms steps for peers to release memory, optional ones (reduction buffers) fall back to host computation on the spot. <b>No force-stage device allocation can abort the run</b>                                                                                              | <code>Force_gpu_arena_wait/try</code> ( § 7.11)                                                                                                                 |
| Bulk release between SCF phases         | Just before each force phase, the <code>Set_Hamiltonian</code> resident tables, DC S-cache, Krylov KU cache, cluster solver contexts, and mixing history arenas are all released so the force batches measure the true free VRAM                                                                                                                                                                | release hooks at <code>DFT.c:2312-2319</code>                                                                                                                   |
| Allocation retry                        | The <code>wait_cudafunc</code> macro retries CUDA/cuBLAS/cuSOLVER calls until success with a random $\leq 10\ \mu\text{s}$ backoff, popping the CUDA error latch after each failure. Allocations that can fail permanently use the bounded <code>TryDeviceMalloc</code> helpers instead                                                                                                         | <code>openmx_common.h:4148-4162</code>                                                                                                                          |
| Per-turn workspace release              | The ~1 GiB GEMMu8 workspaces are returned at the end of each turn/solve (Band, Cluster, DC-LNO; on by default)                                                                                                                                                                                                                                                                                  | <code>OPENMX*_GEMMu8_TURN_RELEASE</code>                                                                                                                        |

**Dormant code:** throughout this document, code that exists but is never called on any current path ( `gpusolver_Syevd` , `LU_Zinverse_GPU` , some GEMMu8 helpers) is marked **dormant** ; see § 11.7 for the list. The `openmx_cuda_kernels.cu` collection described as dormant in the 2nd edition has been **removed from the tree**; the wired-in `set_hamiltonian_gpu.cu` took its place.

## 3. How cuBLAS Is Used

### 3.1 Routines and Their Roles

cuBLAS plays three roles here: (1) direct execution of non-GEMM dense operations such as diagonal scaling (`Ddgm` / `Zdgm`) and on-device transposes (`Dgeam` / `Zgeam`); (2) the FP64 fallback target when GEMMv8 cannot be used; (3) the engine underneath GEMMv8's INT8 Tensor Core GEMMs (`cublasGemmEx`). The direct `cublasDgemv/Zgemv/Dsymv` calls that remained in some solvers were **all unified onto the GEMMv8 bridge** by commit `66ce1e62` (Use GEMMv8 for remaining GPU GEMM paths). Table 3-1 lists the routines in use.

| cuBLAS routine                                                      | Purpose                                                                                                                                                                                                                                                                                             | Main call sites                                                                                  |
|---------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|
| <code>cublasDgemm</code> / <code>cublasZgemm</code>                 | FP64 fallback inside the GEMMv8 bridge, and stage 2 of the DC multi-stage fallback (the only two direct call sites)                                                                                                                                                                                 | <code>gemm8_bridge.cu</code> , <code>Divide_Conquer.c</code>                                     |
| <code>cublasDdgm</code> / <code>cublasZdgm</code>                   | $1/\sqrt{\lambda}$ column scaling of the Löwdin orthogonalization. In noncollinear DC-LNO also builds the upper-left block of the spin-doubling transform $T = \text{diag}(U \cdot s^{-1/2}, U \cdot s^{-1/2})$                                                                                     | <code>Cluster_DFT_Col.c</code> , <code>Band_DFT_Col.c</code> , <code>Divide_Conquer_LNO.c</code> |
| <code>cublasDgeam</code> / <code>cublasZgeam</code>                 | On-device transposes (pure data movement, so downstream inputs are bit-identical). DC replaced its $O(n^2)$ strided host transposes with <code>DC_GpuSolver_DeviceTranpose</code> ( <code>Divide_Conquer.c:1175</code> ); noncollinear DC-LNO uses <code>Zgeam</code> to form the conjugate of $H'$ | <code>Divide_Conquer.c</code> , <code>Divide_Conquer_LNO.c</code>                                |
| <code>cublasZgetrfBatched</code> / <code>cublasZgetriBatched</code> | <b>dormant</b> complex LU factorization/inverse (batch=1); groundwork for NEGF surface Green's functions (§ 5.8)                                                                                                                                                                                    | <code>Lapack_LU_inverse.c:384,400</code>                                                         |
| <code>cublasGemmEx</code> (INT8, COMPUTE_32I)                       | The per-modulus INT8 GEMM inside GEMMv8 (never called directly by OpenMX)                                                                                                                                                                                                                           | <code>third_party/GEMMv8/src/oz2/common/matmult.hpp</code>                                       |

Table 3-1: cuBLAS routines in use

### 3.2 Handle and CUDA Stream Lifecycles

On the main paths, a **file-scope static context per solver** lazily creates and holds one cuBLAS/cuSOLVER handle each (one per solver type per MPI process), destroyed and recreated only when the device changes. Places that used to create/destroy per iteration are now cached too (e.g. the noncollinear cluster path replaced its 13 handle creations per iteration with the per-device cache `ClusterNonCol_CublasHandle()` , `Cluster_DFT_NonCol.c:762` ; the per-atom diagonalizations of noncollinear DC and DC-LNO go through `gpusolver_Syevdx_Complex_openacc_cached` , which keeps handle, stream, and workspace; § 5.2).

`Cluster_DFT_Col.c` — lazy context initialization (typical form)

```
wait_cudafunc(cudaGetDevice(&current_device));

if (ctx->initialized && ctx->device_id == current_device) return;
if (ctx->initialized) ClusterCol_GpuSolver_Destroy();

wait_cudafunc(cudaStreamCreateWithFlags(&ctx->stream, cudaStreamNonBlocking));
wait_cudafunc(cublasCreate(&ctx->cublas));
wait_cudafunc(cusolverDnCreate(&ctx->gpsolver));
wait_cudafunc(cublasSetStream(ctx->cublas, ctx->stream));
wait_cudafunc(cusolverDnSetStream(ctx->gpsolver, ctx->stream));

ctx->initialized = 1;
ctx->device_id = current_device;
```

Stream usage is **asymmetric** across solvers:

- **Cluster\_DFT\_Col / Cluster\_DFT\_NonCol / Band\_DFT\_NonCol (for DM) / Krylov / DC / DC-LNO:** create a dedicated non-blocking stream, bind it with `cublasSetStream` / `cusolverDnSetStream`, and order transfers with `cudaMemcpyAsync` plus `cudaStreamSynchronize` at key points.
- **Band\_DFT\_Col:** its solver context has no stream member and never calls `cublasSetStream`; cuBLAS runs on the default stream and transfers are synchronous `cudaMemcpy` (only the syevdx workspace-size probe uses a temporary stream).
- **Ordering against OpenACC:** the OpenACC default queue and the library streams are not connected (`acc_get_cuda_stream` / `async` clauses are unused everywhere). The code places `#pragma acc wait` before handing OpenACC-managed data to a library and `cudaStreamSynchronize` after.

**Caveat:** because stream assumptions differ between solvers, mixing synchronization conventions when porting a helper from one solver to another risks races. Handles are **never explicitly destroyed at normal program exit**, but since commit `ae3dd189` the device-resident matrix buffers, workspaces, and caches are **returned in bulk right before each SCF cycle's force phase** (release hooks at `DFT.c:2312-2319`: `Set_Hamiltonian_Release_OpenACC_DeviceCache` / `Divide_Conquer_Release_GPU_SCache` / `Krylov_Release_GPU_KUCache` / `Cluster_DFT_Col_Release_GPU_Solver` / `Cluster_DFT_NonCol_Release_GPU_Solver` / `Mixing_H_Release_GPU`), so the force batches can measure the true free VRAM.

### 3.3 Device Memory Management

- **Grow-only persistent buffers:** the pattern `if (n <= ctx->matrix_dim) return;` — reuse when the requirement fits, free-then-malloc only when it grows. Same for cuSOLVER workspaces.
- **Bounded retries:** allocations that are optional, or that have a CPU/ELPA fallback ready, use the **8-attempt TryDeviceMalloc helpers** (`ClusterCol_TryDeviceMalloc`, `ClusterNonCol_TryDeviceMalloc`, `MixH_TryDeviceMalloc`, ...) instead of the infinite `wait_cudafunc` retry, so a permanently full device produces a fallback rather than a silent freeze (design introduced with commit `ae3dd189`; § 5.6).
- **Single-cudaMalloc arenas:** the noncollinear cluster path reserves all buffers of a diagonalization cycle in one `cudaMalloc` (512-byte-aligned partitions) and exposes them to OpenACC via `acc_map_data` (`ClusterNonCol_DenseArena_TryEnsure`, `Cluster_DFT_NonCol.c:1613`). Once reserved, the GO verdict cannot be invalidated by other phases filling the device mid-cycle. The DC S-cache, the Krylov KU cache, and the Mixing\_H history ring use the same arena pattern.
- **Pinned memory:** almost unused; only DC uses `cudaMallocHost` on the host side.

- **Shared-GPU considerations:** band-path buffer persistence across SCF iterations stays off by default ( `OPENMX_BAND_GPU_PERSISTENT` ); a source comment notes that with 16 GB shared by 8 ranks it pushes GEMMu8 into FP64 fallback and costs more than the 0.2 s/iteration it saves. The Set\_Hamiltonian SCF-invariant tables, by contrast, become resident **only when they fit** after accounting for published phase needs ( § 7.7).

### 3.4 The Actual GEMM Engine per Solver

Since commit `66ce1e62`, **every GEMM executed on the GPU goes through the GEMMu8 bridge** (cuBLAS FP64 appears only as the bridge-internal fallback and as stage 2 of the DC fallback). Because **several helpers exist that are defined but never called**, Table 3-2 records the live paths.

| Solver                      | GEMM engine on the live path                                                                                                | Notes                                                                                                                                                |
|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------|
| Band_DFT_Col                | <b>GEMMu8</b> ( <code>openmx_gemm18Zgemm</code> × 3: the congruence transform and the back-transform)                       | The first pass (all_knum≠1) needs eigenvalues only, so it diagonalizes with <code>jobz=NOVECTOR</code> and skips the back-transform GEMM ( § 7.1)    |
| Band_DFT_NonCol             | <b>GEMMu8</b> (via <code>BandNonCol_GEMMu8Zgemm_OpenACC</code> × 6)                                                         | Uses the persistent workspace's cublas handle + stream                                                                                               |
| Cluster_DFT_Col             | <b>GEMMu8</b> ( <code>ClusterCol_GEMMu8Dgemm_Device</code> ; H' build × 2 + back-transform × 1)                             | DM/EDM accumulation is not a GEMM but an OpenACC <code>deviceptr</code> kernel ( § 7.3)                                                              |
| Cluster_DFT_NonCol          | <b>GEMMu8</b> (12 D/Z GEMMs of the U † HU transform + back-transform)                                                       | The back-transform uses the explicit-leading-dimension helper <code>ClusterNonCol_GEMMu8ZgemmLd_OpenACC</code> with m=MaxN ( <code>f5de630e</code> ) |
| Divide_Conquer (DC)         | <b>GEMMu8 → cuBLAS → CPU</b> multi-stage ( <code>DC_GpuSolver_TryGpuDgemm</code> )                                          | A GEMMu8 failure permanently disables GEMMu8 on that rank; preflight skipped for shapes ≤ an approved shape ( <code>6f7f31b2</code> )                |
| Divide_Conquer_LNO (Col)    | <b>GEMMu8</b> ( <code>openmx_gemm18Dgemm</code> × 3)                                                                        | —                                                                                                                                                    |
| Divide_Conquer_LNO (NonCol) | <b>GEMMu8</b> ( <code>openmx_gemm18Zgemm</code> × 3: H · T, T † (HT), back-transform)                                       | New in <code>d62cac60</code> ; the spin-doubling transform T is built with <code>Zdgm</code> + a <code>cudaMemcpy2DAsync</code> block copy ( § 7.5)  |
| Krylov                      | <b>GEMMu8</b> ( <code>openmx_gemm18Dgemm</code> ; in the fused path three GEMMs per atom: H · u1, u1 † Hu1, back-transform) | The fused path engages only when all three GEMMs have $m \cdot n \cdot k \geq 5 \times 10^7$ ( <code>3ee45228</code> , § 7.6)                        |
| Mixing_H (RMM-DIISH)        | No GEMM (OpenACC Gram / optimal-residual kernels)                                                                           | The only GPU-using mixing is RMM-DIISH Tier A ( § 7.12)                                                                                              |
| DMmu/CWF/LNO (11 files)     | GPU for diagonalization only (GEMMs stay on the CPU)                                                                        | Their GEMMu8 helpers are defined but unused (groundwork)                                                                                             |

Table 3-2: GEMM engine per solver (live paths vs. dormant code)

### 3.5 Removed Generic Wrappers and Simplified-Helper Caveats

The self-contained GEMM wrappers of early development, `my_cublasDgemm.c` / `my_cublasZgemm.c` (per-call `cublasCreate` → `cudaMalloc` / `cudaMemcpy` → GEMM → destroy), were dormant for a long time and were then **completely removed** — sources, declarations, and link targets — by commit `a7f8cba6` . The names appear only in old revisions.

A related simplification persists in the current helpers: most in-solver GEMM helpers hard-code **alpha=1.0 / beta=0.0**, and there are two lineages of lda/ldb handling. Most live helpers compute lda/ldb according to the transpose flags, and the noncollinear cluster gained an explicit-leading-dimension variant

(`ClusterNonCol_GEMMu18ZgemmLd_OpenACC`, `Cluster_DFT_NonCol.c:993`), but older square-only helpers and the dormant DMmu/CWF helpers still hard-code **lda=m, ldb=k**, which is correct under transposition only for square matrices ( $m=n=k$ ). Check the ld handling before reusing them with non-square or transposed inputs.

### 3.6 Error Handling — the `wait_cudafunc` Macro

Most CUDA/cuBLAS/cuSOLVER calls are wrapped in this macro:

`openmx_common.h:4135-4162` (excerpt)

```
#define GPU_CPU_SWITCH_NUM 1000
#define WAITTIME          (10.0 * 1.0E-6)

#define wait_cudafunc(call) \
    while (true) { \
        if (cudaSuccess == call) { \
            break; \
        } \
        /* pop the CUDA error latched by the failed attempt so it cannot be \
        misattributed by the next cudaGetLastError() caller once a retry \
        succeeds */ \
        (void)cudaGetLastError(); \
        double wait_time = drand48() * WAITTIME; \
        double start_time = MPI_Wtime(); \
        double current_time = start_time; \
        while ((current_time - start_time) < wait_time) { \
            current_time = MPI_Wtime(); \
        } \
    }
```

On failure it busy-waits a random 0–10  $\mu$ s and **retries the same call indefinitely until it succeeds**. Success code 0 is common to `cudaError_t` / `cublasStatus_t` / `cusolverStatus_t`, so one macro covers all three APIs. The design absorbs transient `cudaMalloc` failures when several ranks contend for one GPU.

Commit `c5eb6845` added the line that pops `cudaGetLastError()` after every failed attempt, **cleaning the CUDA runtime's per-thread error latch**. Without it, the error code of an allocation failure that a retry later recovered from stays latched, and an unrelated later consumer of `cudaGetLastError()` (such as the `Set_Hamiltonian` CUDA kernel check) mistakes it for its own failure and aborts — a "phantom failure" that actually occurred at SCF iteration 316 (§ 7.7). For the same reason, the DC CPU-fallback helpers (`DC_GpuSolver_DisableGemmPath(Cuda)`) pop the latch before falling back.

Computation failures (eigensolver non-convergence etc.) are handled at the solver layer; whether that means `MPI_Abort` / `exit` or a CPU fallback differs per path (see Table 5-2).

### 3.7 cuBLAS Usage Caveats

1. **`wait_cudafunc` retries forever** — the call expression is re-evaluated every loop. A permanent error (bad leading dimension, lost device) means a hang with repeated side effects. When GPU execution "looks stuck", suspect this first. That said, the allocations that can legitimately run out of memory have moved to the bounded `TryDeviceMalloc` helpers plus fallbacks (§ 5.6), so far fewer spots can hang on a permanently full device.
2. **Hard-coded ld/alpha/beta in simplified helpers** — see § 3.5; wrong silently for transposed non-square inputs.
3. **Asymmetric stream assumptions** — `Band_DFT_Col` uses the default stream + synchronous memcpy; the others use dedicated streams + explicit sync. Check the convention when moving code around.

4. **Error-latch etiquette** — if you add code that uses `cudaGetLastError()` to check its own kernel, pop stale errors before launching (follow `set_hamiltonian_gpu.cu`). This tree assumes coexistence with components that recover from failures internally.
5. **Zero-size guard** — the GEMMul8 bridge returns success immediately for  $m, n, k \leq 0$  (all GEMMs pass through the bridge, so this one guard covers everything).
6. **No cuBLAS workspace configured** — the 32 MiB `cublasSetWorkspace` recommended by GEMMul8 is not set on any handle (a candidate performance improvement; see the notes in `gemmul8.hpp`).
7. **Column-major convention** — cuBLAS is column-major like Fortran BLAS. OpenMX's real symmetric matrices are sometimes passed as row-major flat arrays relying on symmetry (equivalent to a transpose); Hermitian matrices are repacked explicitly or transposed on device with `cublasDgeam/Zgeam` (DC, noncollinear DC-LNO).

## 4. How GEMMu8 Is Used

### 4.1 What GEMMu8 Is — Principle and Origin

**GEMMu8** (GEMMulate) is a "GEMM emulation on INT8/FP8 matrix engines" library developed at RIKEN Center for Computational Science (R-CCS; lead developer Yuki Uchino; MIT license). This port pins **v3.0.4** (upstream commit 884a2875...). Upstream: <https://github.com/RIKEN-RCCS/GEMMu8>.

The principle is **Ozaki Scheme II** — floating-point matrix-multiplication emulation based on an integer modular technique and the Chinese Remainder Theorem (CRT):

1. **Scaling + quantization:** the FP64 matrices A and B are exponent-adjusted and reduced modulo pairwise-coprime moduli  $p = 256, 255, 253, 251, 247, 241, \dots$  (8-bit integers, up to 20), producing `num_moduli` INT8 matrices each.
2. **Error-free integer GEMMs:** one INT8 GEMM per modulus, executed as cuBLAS `cublasGemmEx(..., CUDA_R_8I, ..., CUBLAS_COMPUTE_32I, ...)` — i.e. **INT8 Tensor Cores (IMMA)**. Integer arithmetic introduces no rounding error.
3. **CRT reconstruction:** the per-modulus results are combined via the CRT and the scaling is undone, yielding  $\alpha AB + \beta C$ .

More moduli (`num_moduli`) means higher precision and lower speed. The procedure is deterministic, so **results are bitwise reproducible for a fixed configuration** (stated in the upstream README). GEMMu8 implements Scheme II, the successor of the ozIMMU line (Ootomo, Ozaki, Yokota 2024, Ozaki Scheme I). See the references.

### 4.2 Integration Architecture — the Two-File Scheme

OpenMX itself is C code built with NVHPC `mpicc -std=c11` and cannot call a C++ template API directly, and the upstream build system generates many objects per routine  $\times$  type  $\times$  backend. The port integrates GEMMu8 with two files:

#### (a) `gemmul8_openmx.cu` — explicit template instantiation in a single translation unit

The upstream template-definition headers (`gemm_impl.hpp`, `worksize_impl.hpp`, and seven kernel-definition headers that upstream compiles into separate objects) are included into one translation unit, and only the **four symbols OpenMX needs** are explicitly instantiated (a 67-line file).

`gemmul8_openmx.cu:31-44` (double version; the `cuDoubleComplex` and two `workSize` instantiations are analogous)

```
template std::vector<double> gemm<double, Backend::INT8, double, double>(
    cublasHandle_t,
    cublasOperation_t, cublasOperation_t,
    size_t, size_t, size_t,
    const double *,
    const double *const, size_t,
    const double *const, size_t,
    const double *,
    double *const, size_t,
    int, bool,
    void *const,
    void *const,
    void *const,
    bool, bool, bool, bool);
```



The instantiated symbols are `gemm<double,INT8>`, `gemm<cuDoubleComplex,INT8>`, `workSize<false,INT8,Func::gemm>`, and `workSize<true,INT8,Func::gemm>`. That single object is archived into `third_party/GEMMl8/lib/libgemmul8.a` (different contents from the upstream library of the same name). Because the scheme depends on upstream's internal header layout, **pinning the upstream commit is mandatory** (stated in a Makefile comment; § 4.7).

## (b) `gemmul8_bridge.cu` — the extern "C" bridge

Five functions are exported to C (prototypes at `openmx_common.h:4164-4173`):

- `cublasStatus_t openmx_gemmul8Dgemm(handle, transa, transb, m, n, k, alpha, A, lda, B, ldb, beta, C, ldc)` — a signature **identical to `cublasDgemm`** (arbitrary alpha/beta and ld)
- `openmx_gemmul8Zgemm(...)` — the complex twin
- `size_t openmx_gemmul8DWorkspaceSize(m, n, k)` / `openmx_gemmul8ZWorkspaceSize(m, n, k)` — **workspace size queries** evaluating `gemmul8::workSize` under the currently effective `num_moduli` (0 if that precision is disabled by environment variables). The solver VRAM planners (band k-turn planning, the DC-LNO group-fit test) use these to account for GEMM workspaces exactly (added by commits `58ea6471`, `d62cac60`)
- `openmx_gemmul8ReleaseWorkspaces()` — release all workspaces

The bridge handles (i) environment variables, (ii) workspace query/allocation/caching, (iii) fallback to native cuBLAS when allocation is refused, and (iv) the `gemmul8::gemm` call.

`gemmul8_bridge.cu` (skeleton of the `Dgemm` entry; `Zgemm` is identical in structure)

```
if (gemmul8_disabled("OPENMX_GEMMUL8_DISABLE_D", "GEMMUL8_DISABLE_D")) {
    report.reason = "environment disable";
    log_workspace_fallback_once<false>(report);
    return cublasDgemm(handle, gemmul8_transa, gemmul8_transb, m, n, k, alpha, A, lda, B, ldb, beta, C, ldc);
}

cublasStatus_t status =
    ensure_workspace<false>(handle, static_cast<size_t>(m), static_cast<size_t>(n), static_cast<size_t>(k),
                          num_moduli, &work, &report);
if (status == CUBLAS_STATUS_ALLOC_FAILED) {
    log_workspace_fallback_once<false>(report);
    return cublasDgemm(handle, gemmul8_transa, gemmul8_transb, m, n, k, alpha, A, lda, B, ldb, beta, C, ldc);
}
if (status != CUBLAS_STATUS_SUCCESS) {
    return status;
}

(void)gemmul8::gemm<double, gemmul8::Backend::INT8>(handle, gemmul8_transa, gemmul8_transb, ..., num_moduli, fastmode, work);
```




Figure 3: Dispatch flow of the GEMMUL8 bridge (gemmul8\_bridge.cu).

### 4.3 Call Parameters and Precision Settings

| Parameter               | Default                 | Environment variable (OPENMX_ name wins)                    | Meaning / behavior                                                                                |
|-------------------------|-------------------------|-------------------------------------------------------------|---------------------------------------------------------------------------------------------------|
| <code>num_moduli</code> | <b>15</b>               | <code>(OPENMX_)GEMMUL8_NUM_MOD_D / _Z</code>                | Number of moduli (precision). Valid 2–20; out-of-range silently resets to 15. D and Z independent |
| <code>fastmode</code>   | <b>false</b> (accurate) | <code>(OPENMX_)GEMMUL8_FASTMODE_D / _Z</code> ("1" enables) | Fast scaling path; lower accuracy                                                                 |
| Disable                 | off                     | <code>(OPENMX_)GEMMUL8_DISABLE, _D / _Z</code>              | Pin to native cuBLAS FP64                                                                         |
| Workspace cap           | <b>30%</b>              | <code>(OPENMX_)GEMMUL8_MAX_WORKSPACE_PERCENT</code>         | Refuse if the request exceeds this fraction of total VRAM (Band_DFT_NonCol setenvs 50 when unset) |
| Min free after          | <b>1536 MiB</b>         | <code>(OPENMX_)GEMMUL8_MIN_FREE_AFTER_MB</code>             | Refuse if free VRAM after allocation would fall below this                                        |

- The real (D) entry silently normalizes `CUBLAS_OP_C` to `CUBLAS_OP_T`.
- `m, n, k ≤ 0` is a no-op returning success.
- OpenMX contains no code comparing GEMMUL8 results against direct FP64; every fallback is triggered by memory or environment conditions, never by an accuracy test.
- Upstream extras such as skip-scaling are unused; the per-phase timing return value is discarded.

### 4.4 Workspace Management

- **Query:** each call computes the need via `gemmul8::workSize<is_complex, INT8>(m, n, k, num_moduli)`; solvers can pre-query via `openmx_gemmul8D/ZWorkspaceSize` and fold it into their VRAM estimates.
- **Cache:** a process-wide `std::unordered_map` keyed by `(device, cudaStream_t)`, mutex-protected, grow-only. The cuBLAS handle's stream is part of the key, so **each handle (stream) gets its own region**.

- **Size:** A side = num\_moduli INT8 matrices + shift vectors; B likewise; C side = (num\_moduli-1) intermediate matrices + a 32 MiB internal BLAS region + INT32 accumulators. Complex is about 3×. Around  $n \approx 10,000$  this is **about 1 GiB per rank**.
- **Release:** only via `openmx_gemmul8ReleaseWorkspaces()`, called from (1) `Free_Arrays(0)` at program end, (2) `Band_DFT_Col` at the end of each GPU turn (`OPENMX_BAND_GEMMUL8_TURN_RELEASE=0` opts out), (3) `Cluster_DFT_Col/NonCol` after each solve (`OPENMX_CLUSTER_GEMMUL8_TURN_RELEASE`, inheriting the BAND setting when unset), (4) DC when its GPU path is disabled, (5) DC-LNO at the end of each phase (`OPENMX_DCLNO_GPU_TURN_RELEASE`), and (6) the density-grid GPU service as an emergency release when the owner's allocation is about to fail.

## 4.5 Complex (Z) Support

OpenMX does not split complex matrices into real pairs; it passes `cuDoubleComplex` straight to `gemm<cuDoubleComplex, INT8>`. GEMMul8's native complex path keeps three low-precision representations per input and forms the complex product with **three real INT8 GEMMs per modulus** (a 3M/Karatsuba-style scheme, not 4M; see the CRT complex-multiplication paper in the references). Hence complex workspace and arithmetic cost are about 3× the real case.

## 4.6 Which GEMMs Run on GEMMul8

The bridge has **no size-based dispatch** (GEMMul8 is the default; fallbacks are memory/environment conditions only). Since commit `66ce1e62`, **every GPU GEMM passes through the bridge** (Table 3-2). The flagship example is the generalized-eigenproblem transform  $H' = \tilde{U}^\dagger H \tilde{U}$  in `Band_DFT_Col` (the largest GEMM load):

`Band_DFT_Col.c` — the congruence transform (first two GEMMs; the back-transform follows)

```
wait_cudafunc(openmx_gemmul8Zgemm(ctx->cublas, CUBLAS_OP_N, CUBLAS_OP_N, n, n, n, &alpha,
                                   (cuDoubleComplex *)ctx->d_H, n, (cuDoubleComplex *)ctx->d_S, n, &beta,
                                   (cuDoubleComplex *)ctx->d_tmp, n));

wait_cudafunc(openmx_gemmul8Zgemm(ctx->cublas, CUBLAS_OP_C, CUBLAS_OP_N, n, n, n, &alpha,
                                   (cuDoubleComplex *)ctx->d_S, n, (cuDoubleComplex *)ctx->d_tmp, n, &beta,
                                   (cuDoubleComplex *)ctx->d_H, n));
```

## 4.7 Build

- **Fetch:** `make` runs `git fetch --depth 1 origin $(GEMMUL8_COMMIT)` → `checkout` in the submodule directory, pinning commit `884a2875...`. A fresh clone without the checkout also works, via the order-only rule for `gemmul8.hpp` (commit `9fe8ce13`). The Makefile comment explains why the pin is mandatory: `gemmul8_openmx.cu` instantiates GEMMul8 internals directly, so the checkout must stay at a commit whose internal layout matches.
- **Compile:** `nvcc` from the NVHPC-bundled CUDA 13.1, host compiler `-ccbin nvc++`, `-std=c++20 -O3 -diag-suppress 177 -DGPU_ARCH=$(arch) -gencode arch=compute_$(arch),code=sm_$(arch)`. The architecture is auto-detected via `nvidia-smi --query-gpu=compute_cap` (compute\_120/sm\_120 in the development environment); manual override with e.g. `GEMMUL8_GPU_ARCH=90`.
- **Environment sanitization:** `NVCC_GEMMUL8_ENV` clears `CPATH` etc. so NVHPC headers/flags cannot leak into the `nvcc` compile.
- **Extra link libraries:** `-lcublasLt -lcuda -lnvidia-ml -lstdc++`.

## 4.8 GEMMu8 Usage Caveats

1. **Memory footprint** — workspace roughly proportional to  $\text{num\_moduli}$ , complex  $\approx 3\times$ , about 1 GiB/rank at  $n \approx 10,000$ . On shared GPUs the three-layer guard (30% cap, 1536 MiB reserve, per-turn release) prevents exhaustion, and the solver planners additionally pre-account workspaces via `openmx_gemm8D/ZWorkspaceSize` — keep these consistent if you change defaults.
2. **Silent FP64 fallback** — on workspace refusal the bridge switches to cuBLAS FP64 with a single warning, changing **both speed and bit patterns**. When a run is "mysteriously slow / numerically jittery", check stderr for "GEMMu8 workspace fallback". For strictly deterministic comparisons, set `OPENMX_GEMM8_DISABLE=1` or leave ample memory headroom.
3. **Precision settings** — default 15 moduli, accurate mode. Out-of-range values silently reset to 15. fastmode is faster but less accurate. D and Z are tunable independently.
4. **First-call cost** — the first call (and any size growth) performs synchronous GiB-scale `cudaMalloc` s. Benchmark from the second iteration onward.
5. **Build pitfalls** — (a) unpinning the commit breaks `gemm8_openmx.cu` when internal headers move; (b) unsanitized NVHPC environment variables can make nvcc pick up NVHPC headers and fail; (c) forgetting `-lcublasLt / -lstdc++`; (d) architecture autodetection assumes `nvidia-smi` works; (e) single-arch `-gencode` means the binary is not portable across GPU generations (rebuild required).
6. **Following upstream** — the migration to the current upstream layout (commit `cb4d348d`) shrank `gemm8_openmx.cu` from 149 to 67 lines with no change to the bridge's public signatures. For future upstream updates, check first which definition headers the single TU must include.
7. **Hardware requirements** — INT8 Tensor Cores (IMMA) required; effectively a C++20-capable nvcc (CUDA 12+; only CUDA 13.1 has been verified).

## 5. How cuSOLVER (the gpusolver Layer) Is Used

### 5.1 Layer Structure and Naming Intent

Eigenvalue computation uses cuSOLVER through a vendor-neutrally named wrapper layer, **gpusolver**, organized in three tiers:

1. **Generic one-shot wrappers:** six functions in `gpusolver_Syevd.c` / `gpusolver_Syevdx.c` — host-array versions, `_openacc` versions that operate directly on OpenACC-resident arrays, and a `_cached` version that keeps handle and workspace across calls (Table 5-1). The license header shows their origin in the NVIDIA CUDA Library Samples.
2. **A shared utility header:** `openmx_gpusolver_dense_utils.h` (79 lines) statically defines the 1-based/0-based variants of `OpenMX_GpuSolver_DenseDsyevx/DenseZheevx` and calls `MPI_Abort` when `info != 0`. Twelve polarization/DMmu/CWF/LNO files include it.
3. **Per-solver resident contexts:** `BandColGpuSolverCtx`, `ClusterColGpuSolverCtx`, `DCGpuSolverCtx`, `DCLNO_GpuSolverZCtx`, the Krylov per-thread workspace pool, etc., caching handles and device buffers and calling the cuSOLVER API directly.

**Naming intent:** the vendor neutralization is an abstraction by naming convention — there is no macro or function-pointer switch yet. Function names, struct members, and the input keyword are unified under `gpusolver` (e.g. `cusolverDnHandle_t gpusolver;`), while the cuSOLVER type and API names remain as NVIDIA-build implementation details. An AMD (hipSOLVER/rocSOLVER) port would follow the same naming rules. The old input keyword `cusolver` survives as a deprecated alias.

| Function ( <code>gpusolver_Syevd(x).c</code> )            | cuSOLVER API             | Data location                                   | Current callers                                                                                                                                                                                                            |
|-----------------------------------------------------------|--------------------------|-------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>gpusolver_Syevd(A,W,m)</code>                       | Xsyevd (all eigenvalues) | host $\leftrightarrow$ device transfer built in | <b>dormant</b> no callers                                                                                                                                                                                                  |
| <code>gpusolver_Syevdx(A,W,m,MaxN)</code>                 | Xsyevdx (lowest MaxN)    | ditto                                           | <code>Eigen_lapack.c</code> , many via <code>dense_utils</code>                                                                                                                                                            |
| <code>gpusolver_Syevdx_openacc(...)</code>                | Xsyevdx                  | OpenACC-resident (present + host_data)          | <code>Eigen_lapack.c</code>                                                                                                                                                                                                |
| <code>gpusolver_Syevdx_Complex(...)</code>                | Xsyevdx (CUDA_C_64F)     | host $\leftrightarrow$ device transfer built in | <code>EigenBand_lapack.c</code> , many via <code>dense_utils</code>                                                                                                                                                        |
| <code>gpusolver_Syevdx_Complex_openacc(...)</code>        | Xsyevdx (CUDA_C_64F)     | OpenACC-resident                                | <code>EigenBand_lapack.c</code>                                                                                                                                                                                            |
| <code>gpusolver_Syevdx_Complex_openacc_cached(...)</code> | Xsyevdx (CUDA_C_64F)     | OpenACC-resident                                | Per-atom diagonalizations of noncollinear DC and DC-LNO (new in commit <code>6f7f31b2</code> ; a static context keeps handle, stream, grow-only workspaces, and <code>d_info</code> , eliminating per-atom create/destroy) |

Table 5-1: Public API of the generic wrappers

### 5.2 API Details

- Everything uses the **generic (X) API with 64-bit integers**: `cusolverDnXsyevd(_bufferSize)` / `cusolverDnXsyevdx(_bufferSize)`. No legacy APIs, no separate Zheevd-style names — complex data goes to

Xsyevdx as `CUDA_C_64F`. The generalized solver `cusolverDnXsygvd` is not used (§ 5.3).

- Common parameters: `params = NULL`, `uplo = CUBLAS_FILL_MODE_LOWER`; range selection is `CUSOLVER_EIG_RANGE_I` (`il=1`, `iu=MaxN`), with some implementations switching to `RANGE_ALL` when `m == MaxN`. `jobz` is normally `CUSOLVER_EIG_MODE_VECTOR`, but the first pass of Band(Col) — which needs eigenvalues only — solves with `CUSOLVER_EIG_MODE_NOVECTOR` and skips the back-transform GEMM (`BandCol_EigenvaluesOnlyNoVectors()`; disable with `OPENMX_BAND_SYEVDX_NOVECTOR=0`).
- Handles: the generic wrappers create `cusolverDnCreate` → non-blocking stream → compute → destroy per call; the `_cached` wrapper and the resident contexts cache them (§ 3.2).
- Workspaces: every path queries device and host sizes via `_bufferSize` before allocating; the resident contexts cache grow-only. The concurrency planners also **actually call** `_bufferSize` to fold the syevdx workspace into their VRAM estimates (falling back to  $4n^2$  complex elements if the query fails; § 5.5).

#### gpusolver\_Syevdx.c — the core call shape (64-bit generic API)

```
wait_cudafunc(cusolverDnXsyevdx_bufferSize(cusolverH, NULL, jobz, range, uplo, m, CUDA_R_64F, d_A, lda, &vl, &vu,
                                           1L, MaxN, &h_meig, CUDA_R_64F, d_W, CUDA_R_64F,
                                           &workspaceInBytesOnDevice, &workspaceInBytesOnHost));

wait_cudafunc(cudaMalloc((void **)&d_work), workspaceInBytesOnDevice));
h_work = (workspaceInBytesOnHost == 0) ? NULL : malloc(workspaceInBytesOnHost);
...
wait_cudafunc(cusolverDnXsyevdx(cusolverH, NULL, jobz, range, uplo, m, CUDA_R_64F, d_A, lda, &vl, &vu, 1L, MaxN,
                                &h_meig, CUDA_R_64F, d_W, CUDA_R_64F, d_work, workspaceInBytesOnDevice, h_work,
                                workspaceInBytesOnHost, d_info));
```

## 5.3 The Generalized Eigenvalue Problem $Hc = \epsilon Sc$

cuSOLVER's generalized solver is not used; each path implements OpenMX's traditional **Löwdin (symmetric) orthogonalization via the eigendecomposition of S** on the GPU. Cholesky is never used. The common six steps:

1. Diagonalize S with Xsyevdx (all eigenvalues) → eigenvectors U, eigenvalues  $\lambda$
2. Treat small/negative eigenvalues (**differs by path**: Band/Cluster clip up to  $1 \times 10^{-10}$ , DC drops those below `OLP_eigen_cut`, DC-LNO takes `fabs`)
3. Scale U's columns by  $1/\sqrt{\lambda}$  (`cublasDdgm/zdgm`) →  $\tilde{U}$ . Noncollinear DC-LNO additionally builds the spin-doubling transform  $T = \text{diag}(\tilde{U}, \tilde{U})$  with a `cudaMemcpy2DAsync` block copy
4. Form  $H' = \tilde{U}^\dagger H \tilde{U}$  with two GEMMs (GEMM8; Table 3-2)
5. Diagonalize  $H'$  with Xsyevdx (`il=1..MaxN`) →  $\epsilon$  and  $z$
6. Back-transform  $c = \tilde{U}z$  with a GEMM (skipped where only eigenvalues are needed)

#### Cluster\_DFT\_Col.c — S diagonalization and $1/\sqrt{\lambda}$ scaling (Löwdin on the GPU)

```

if (rebuild || !(ctx->transformed_s_valid && ctx->transformed_s_dim==n)){
    ClusterCol_GpuSolver_EigenDevice(ctx->d_S,n,n,ko0+1);

    for (int l=1; l<=n; l++){
        if (ko0[l]<1.0e-10) ko0[l] = 1.0e-10;
        ko0[l] = 1.0/sqrt(ko0[l]);
    }

    wait_cudafunc(cudaMemcpyAsync(ctx->d_W,ko0+1,sizeof(double)*(size_t)n,cudaMemcpyHostToDevice,ctx->stream));

    old_s = ctx->d_S;
    new_s = ctx->d_tmp;
    wait_cudafunc(cublasDdggmm(ctx->cublas,CUBLAS_SIDE_RIGHT,n,n,
        old_s,n,ctx->d_W,1,new_s,n));

```

**Caveat (numerical behavior):** the small-eigenvalue treatment of  $S$  (clip / drop / fabs) is not unified across paths, so ill-conditioned overlap matrices can behave slightly differently per solver path for the same physical system.

**Choosing MaxN (number of partial eigenpairs):** Band(Col) uses  $\text{MaxN} = (\text{TZ-charge})/2 + \max(0.4 \cdot N_e/2, 100)$ ; Cluster solves everything on the first SCF iteration and afterwards  $(\text{TZ-charge})/2 + \max(0.1n-0.2n, 400)$ ; DC-LNO solves everything up to SCF 2, then  $\text{HO\_TC} + 100$ . Solving only the occupied bands plus a margin bounds the syevdx cost.

## 5.4 devInfo Checking and Failure Handling per Path

`d_info` is device-allocated on every path and checked after the solve, but the **failure policy differs per path**. Note that VRAM shortfalls are detected earlier, at the estimate/reservation stage, and fall back to ELPA/CPU (§ 5.6); this table covers **numerical failures after entering the GPU path**.

| Path                                                      | info check                                  | On failure                                                                                                                                                         |
|-----------------------------------------------------------|---------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Generic wrappers<br>(gpusolver_Syevdx etc.)               | returned to caller                          | caller-dependent                                                                                                                                                   |
| Via dense_utils header (11 files)                         | yes                                         | immediate <code>MPI_Abort</code>                                                                                                                                   |
| <code>Eigen_lapack.c</code>                               | <b>info&lt;0 only</b> exit(10)              | info>0 (non-convergence) passes through, but the caller <code>Eigen_lapack()</code> retries with an orthogonality check, cycling to CPU solvers (up to 3 attempts) |
| <code>EigenBand_lapack.c</code>                           | yes                                         | falls back to the CPU Householder solver <code>Eigen_HH</code>                                                                                                     |
| Band_DFT_Col /<br>Cluster_DFT_Col /<br>Cluster_DFT_NonCol | yes (Band also checks <code>h_meig</code> ) | immediate abort (exit / <code>MPI_Abort</code> ) — but memory-driven infeasibility escapes to ELPA beforehand, so only numerical failures land here                |
| Divide_Conquer (DC)                                       | yes ( <code>h_meig</code> too)              | sets a <b>sticky disable flag</b> ; that rank continues on the CPU DC solver (GEMMv8 workspaces released)                                                          |
| Divide_Conquer_LNO<br>(Col/NonCol)                        | yes                                         | exit / abort (no fallback; but the group memory-fit test may have chosen the CPU eigensolver up front)                                                             |
| Krylov                                                    | yes                                         | falls back to CPU LAPACK ( <code>Eigen_lapack2</code> ) on the spot (the fused path re-uploads the result and continues)                                           |

Table 5-2: devInfo checks and failure policies



## 5.5 Adaptive Concurrency Control — UUID Groups and Prefix Scans

As of the 2nd edition, concurrency control meant a fixed turn group (default 4) and a fixed ladder (32→16→...→1). Now **every path uses measurement-driven adaptive control** (commits 58ea6471, 7c414f91, 48921b36, 99f4014b, 6b84a1f9). The common skeleton:

1. **Detect the sharing group:** build the node communicator with `MPI_Comm_split_type(MPI_COMM_TYPE_SHARED)`, Allgather the 16-byte **GPU UUID** from `cudaGetDeviceProperties`, and split into per-physical-GPU communicators. Matching by UUID rather than device ordinal keeps this correct under differing `CUDA_VISIBLE_DEVICES`.
2. **Agree on free VRAM:** before measuring, run `acc_wait_all(); cudaDeviceSynchronize(); acc_clear_freelists();` so each process returns its OpenACC pool to CUDA, then everyone calls `cudaMemGetInfo` and reduces with `MPI_Allreduce(MIN)` to a group-common free figure.
3. **Per-rank requirement model:** dense matrices + vectors + the syevdx workspace (**the real `_bufferSize` value**) + the GEMM8 workspace (`openmx_gemm8D/ZWorkspaceSize`) + sparse→dense construction / DM staging areas + a runtime overhead (default 256 MiB, `OPENMX_BAND_GPU_RANK_OVERHEAD_MB`).
4. **Prefix scan:** Allgather the requirements, sort descending, and pick the largest `c` with `peak ≤ group_free` and `reserve ≤ group_free - peak`, where `reserve = max(total VRAM/10, 1536 MiB)` (raise with `OPENMX_BAND_GPU_RESERVE_MB`). The initial candidate is the device-sharing rank count (the fixed ladder and its implicit cap of 32 are gone; the environment variables now mean explicit caps only).
5. **Agreement and degradation:** the result is unified with `MPI_Allreduce(MIN)`. If all ranks fit simultaneously, the turn split itself is folded away (barriers and GEMM8 release points disappear); if not even one rank fits, the path falls back to ELPA (§ 5.6).
6. **Publishing the need:** the full-concurrency requirement is published via `OpenMX_GpuPhaseNeed_Register("band_col" etc.)` so the Set\_Hamiltonian resident cache makes room for it (§ 7.7).

### 5.5.1 Band (Col) — BandCol\_AutoGpuTurnLimit

The requirement model is `BandCol_GpuTurnRequiredBytes(n, maxn, size_H1)` (`Band_DFT_Col.c:429`): three dense matrices ( $3 \cdot n^2 \cdot 16$  B) + vectors + the syevdx workspace (both (n,n) and (n,maxn) shapes queried and memoized) + the GEMM8 Zgemm workspace + max(construction staging, DM staging) + overhead. The decision is reported once per change by the device-lead rank:

```
<Band_DFT_Col> GPU device %d: %d k-owner rank(s), GPU concurrency=%d, turn group=%d,
per-rank=%.3f GiB, peak=%.3f GiB, free=%.3f GiB, reserve=%.3f GiB
```

The GPU-turn serialization of the `all_knum==1` side (`OPENMX_GPUSOLVER_SERIAL_GPU_TURNS`, default 1) is retained; the source comment still notes "about 27% faster than concurrent submission with 8 owner ranks per GPU". Explicit caps are read in the order `OPENMX_BAND_GPU_MAX_CONCURRENT_K` → `OPENMX_BAND_GPU_TURN_GROUP` → `OPENMX_BAND_GPU_MAX_RANKS_PER_DEVICE`.

### 5.5.2 Band (NonCol) — Three Stage-Specific Estimates

Because the memory peak varies strongly within one noncollinear turn, the estimate is split into three modes — **eigenvalues-only (EIGVALS)** / **eigenvectors (EIGVECS)** / **density matrix (DM)** — each deciding its own concurrency (`BandNonCol_RootDenseDeviceBytes` / `BandNonCol_RootDenseDMDeviceBytes`, `Band_DFT_NonCol.c:803,871`). The DM accumulation footprint is far smaller than the solve, enabling e.g. "solve two at a time, accumulate DM eight at a time" (commit 7c414f91). The report line carries the mode name:

```
<Band_DFT_NonCol> GPU device %d: %d k-owner rank(s), GPU concurrency=%d (eigenvalues only |
eigenvectors | density matrix), turn group=%d, per-rank=%.3f GiB, ...
```

Whether multiple k-worlds may run concurrently is judged in the same framework; if not, the code prints "Serializing non-collinear dense GpuSolver k-worlds" and serializes. `BandNonCol_SetDenseGemm8Defaults` also sets `OPENMX_GEMM8_MAX_WORKSPACE_PERCENT=50` when unset.

### 5.5.3 Cluster (Col/NonCol) — Real Reservations

The cluster paths have no k-turns (a single root-dense owner), so instead of concurrency control they decide feasibility by **real reservation rather than estimation**: the owner rank actually `cudaMallocs` the matrix buffers and the `syevdx` workspace (using the **real** `_bufferSize` figure) with 8-attempt bounded retries, and additionally requires `OPENMX_CLUSTER_GPU_DIAG_RESERVE_MB` (default 1024 MiB) to remain free (`ClusterCol_OwnerReserveProbe`). The switch to real reservations was motivated by measurement: the workspace estimate of  $2n^2$  doubles versus about  $4n^2$  doubles in reality (commit `cff323e6`). The noncollinear path reserves the whole diagonalization cycle as a **single `cudaMalloc` arena** mapped into OpenACC with `acc_map_data`, making the verdict immune to other phases filling the device mid-cycle (`ClusterNonCol_DenseArena_TryEnsure`).

For spin-polarized runs (`SpinP_switch==1`) where the two spin-world owners cannot fit together, a third operating mode lets **spin world 0's owner solve both spins serially** (commit `bf08a9d8`; `OPENMX_CLUSTER_GPU_DIAG_SERIAL`, default 1; 2 forces serial). The remote spin's eigenvalues and eigenvector panel travel by MPI (tags 997/998, split into 64M-element chunks). If even that fails, the run falls back to ELPA (§ 5.6).

### 5.5.4 DC-LNO — Group-Aggregate Memory Test

Because DC-LNO's direct per-rank dispatch keeps solver buffers resident on every rank, `DCLNO_GpuGroupMemoryFits` (`Divide_Conquer_LNO.c:1012`) sums " $7 \cdot \text{elem} \cdot \text{Max\_Msize}^2 + \text{GEMM8 workspace} + 256 \text{ MiB}$ " across the device group (Allreduce SUM) and compares against the group's minimum free VRAM; if it does not fit, **the whole group switches to the CPU eigensolver** (this fixed an 18-rank NC run demanding 26.1 GiB of a 16 GiB card and spinning for 40+ minutes). The group leader prints once:

```
<DC-LNO> GPU device %d: %d rank(s) would need %.3f GiB (free %.3f GiB, reserve %.3f GiB);
using the CPU eigensolver instead.
```

## 5.6 Runtime ELPA Fallback

Up to the 2nd edition, running out of VRAM after entering a GPU path meant an abort or a hang. Commits `ae3dd189` / `cff323e6` / `3ef5347a` / `a4200a04` added a **runtime ELPA/ScaLAPACK fallback to all four band/cluster paths**. Common contract:

- Verdict functions: `BandCol_GpuDenseFits` / `BandNonCol_GpuDiagFits` (one-turn estimates), `ClusterCol_GpuDiagFits` / `ClusterNonCol_GpuDiagFits` (real reservations).
- The verdict is a **collective agreement** via `MPI_Allreduce(MIN)` over `mpi_comm_level1` — the GPU/ELPA branch changes the collective-communication structure, so all ranks must land on the same side.
- Verdicts are cached (sticky) until an SCF restart or a matrix-size change.
- On fallback, all reserved buffers are released before entering the untouched ELPA/ScaLAPACK code. The notice is printed once:

```
<Cluster_DFT_Col> Falling back to the ELPA/ScaLAPACK diagonalization. Force the GPU path with
OPENMX_CLUSTER_GPU_DIAG=1 or lower OPENMX_CLUSTER_GPU_DIAG_RESERVE_MB.
```

```
<Band_DFT_Col> A k-owner rank cannot fit even one k-point's dense GPU diagonalization
(%.1f MiB needed per rank, %.1f MiB free); falling back to the ScaLAPACK/ELPA diagonalization.
Force the GPU path with OPENMX_BAND_GPU_DIAG=1 or lower OPENMX_BAND_GPU_RESERVE_MB.
```

- Force knobs: `OPENMX_BAND_GPU_DIAG=1/0`, `OPENMX_CLUSTER_GPU_DIAG=1/0` (1 = ignore the verdict and force the GPU — reservation failure then aborts with a clear diagnostic; 0 = always ELPA).
- When a mandatory allocation genuinely runs dry, the abort is a diagnostic with amounts rather than a silent hang: `"Cluster_DFT_Col.c: out of GPU memory while allocating %s (%.1f MiB requested, %.1f MiB free of %.1f MiB). Reduce the MPI ranks sharing the device or set OPENMX_CLUSTER_GPU_DIAG=0 ..."`

**Why:** previously the root-dense matrix allocation used the infinite retry (`wait_cudafunc(cudaMalloc(...))`), so on a full device the owner spun while every other rank waited in `MPI_Bcast` — a silent node-wide freeze (observed at `n=13,000`, `np18`, 16 GiB GPU). Bounded retries + real reservations + collective agreement + ELPA fallback eliminate this failure class by construction (commit `ae3dd189`).

## 5.7 MPI Rank → GPU Device Assignment

- **Collective version** (`set_cuda_default_device_from_local_rank.c`): intra-node local rank from `MPI_Comm_split_type(MPI_COMM_TYPE_SHARED)`, then `cudaSetDevice(local_rank % deviceCount)`. Must be called by all ranks together (one-sided calls deadlock).
- **Non-collective version:** for SCF hot paths; reads the local rank from `OMPI_COMM_WORLD_LOCAL_RANK` → `MV2_COMM_WORLD_LOCAL_RANK` → `SLURM_LOCALID` → `PMI_LOCAL_RANK`, falling back to the global rank (which can skew multi-node assignment).
- **OpenACC set as a pair** (`set_openacc_device_from_local_rank.c`): the same rule feeds `acc_set_device_num`; setting both runtimes to the same device is mandatory.
- Which ranks actually share which physical GPU is then discovered autonomously per phase via the UUID Allgather (§ 5.5).

## 5.8 LU\_Zinverse\_GPU — Dormant NEGF Implementation

**Dormant code:** the GPU complex LU inverse `LU_Zinverse_GPU` (`Lapack_LU_inverse.c:347-444`) is implemented not with cuSOLVER but with the **batched cuBLAS API** `cublasZgetrfBatched` / `cublasZgetriBatched` (`batch=1`). `A` is an OpenACC `deviceptr`; singular matrices abort; results are written back in an `acc_kernels` region. But the call from the public `Lapack_LU_Zinverse` is commented out (`/* LU_Zinverse_GPU(n, A, handle); */`), so the default remains the CPU implementation (LAPACK `zgetrf/zgetri`). The callers are NEGF surface-Green's-function routines (`TRAN_Calc_SurfGreen.c` etc.) — this is groundwork for GPU-accelerating NEGF complex inverses.

## 5.9 cuSOLVER (gpusolver Layer) Caveats

1. **Workspace sizing** — an  $n \times n$  complex matrix is  $16n^2$  bytes; for the `syevdx` workspace use the real `_bufferSize` value, not an estimate (a  $2n^2$  estimate versus  $\sim 4n^2$  reality has been measured). Reuse the planner models of § 5.5.

2. `wait_cudafunc` **infinite-loop risk** — same as § 3.7. For allocations that can run permanently dry, the current convention is the bounded `TryDeviceMalloc` helpers.
3. **Non-uniform devInfo policy** — Table 5-2; recovery from numerical failure differs by path. Band/Cluster/DC-LNO/dense\_utils are "numerical failure = terminate" (memory shortfalls escape to ELPA earlier).
4. **The fallback hierarchy** — (a) no device: the whole run demotes to ELPA2 at startup; (b) VRAM shortfall: per-path fits verdicts fall back to ELPA/CPU (§ 5.6); (c) numerical failure: Table 5-2. Do not conflate the three layers.
5. **Symmetry and 0/1-based conversions** — all calls assume uplo=LOWER symmetric/Hermitian input; the 0/1-based eigenvalue shifts ( `W[l]=W[l-1]` ) are needed in many places and absorbed by dense\_utils.
6. **Inconsistent conditioning of S** — see the warning in § 5.3.
7. **Reproducibility** — the transform GEMMs run on GEMMul8, whose rounding differs from cuBLAS FP64, and memory-driven fallbacks (including GPU $\rightleftharpoons$ ELPA) can change the path between runs. Verdicts are sticky, so nothing flips within one SCF cycle.
8. **fits verdicts are collective** — the verdict functions internally call `MPI_Comm_split_type` / `Allreduce` / `MPI_Barrier`, so **all ranks must reach them the same number of times**; letting only some ranks skip a check deadlocks the run.

## 6. OpenACC versus Raw CUDA

### 6.1 Overview

Loop-parallel offloading is written in NVHPC OpenACC ( `-acc -Minfo=accel` ). Key points:

- **There are no GPU-only `#ifdef` guards.** The CUDA headers ( `cublas_v2.h` etc.) are included unconditionally from `openmx_common.h`, so **this tree cannot be built CPU-only** (use the original, or `makefile.cpu_intel.bak`). All gating is at runtime.
- No `-gpu=ccXX` is specified; the target CC comes from autodetection on the build machine. **Managed memory is unused**; `async` clauses and `acc_get_cuda_stream` are unused throughout.
- About 30 files carry `#pragma acc`. The densest are `Divide_Conquer.c` (66), `Band_DFT_NonCol.c` (61), `Force.c` (49), `Band_DFT_Col.c` (46), `Cluster_DFT_NonCol.c` (43), and `Set_ProExpn_VNA.c` (21). **Krylov.c** has zero OpenACC (compiled without `-acc`; raw CUDA only).
- The basic shape is `parallel loop gang` + `loop vector reduction`. Reductions where reproducibility matters — density-matrix builds, grid traces — use `loop seq` or match the CPU's summation order down to the float-multiply→double-add cast position.

### 6.2 Four Patterns of Data Residency

1. **Per-call transient data regions (copyin/copyout)** — `Total_Energy_GPU`, `Set_Nonlocal`, etc. OpenMX's multi-level pointer arrays cannot be traversed on the device, so the rule is: **always flatten to 1-D host arrays before transfer**.
2. **SCF-scope residency via enter data / exit data + update** — the `Band_DFT_NonCol` root-dense path, and the `Set_Hamiltonian` SCF-invariant tables (present\_or\_copyin semantics: no transfer when already resident; § 7.7).
3. **Raw `cudaMalloc` + `deviceptr` bridging** — `Band_DFT_Col.c` / `Cluster_DFT_Col.c` run OpenACC scatter-adds ( `#pragma acc parallel loop deviceptr(d_H) + acc atomic update` ) against the static contexts' `cudaMalloc` regions.
4. **Single-allocation arenas + `acc_map_data` / `deviceptr`** — the newest pattern: many buffers partitioned 512-byte-aligned inside one `cudaMalloc` / `acc_malloc` region, exposed to OpenACC via `acc_map_data` (the `Cluster_DFT_NonCol` arena) or same-named shadow pointers with `deviceptr` (the `Force` batches, the `Mixing_H` history ring). One allocation means (a) reservation success is atomic and (b) there is no partial-allocation intermediate state on a shared device.

**Pointer hand-off to libraries** uses `host_data use_device`: with residency declared via `present`, array names inside the block resolve to device addresses and can be passed to cuSOLVER/cuBLAS/GEMMv8 without any H2D/D2H transfer.

`gpsolver_Syevdx.c` — passing OpenACC-resident arrays straight to cuSOLVER

```
#pragma acc data      present(A[0 : m * m])
#pragma acc data      present(W[0 : MaxN])
#pragma acc host_data use_device(A, W)
{
    cusolverDnHandle_t cusolverH = NULL;
    wait_cudafunc(cusolverDnCreate(&cusolverH));
    cudaStream_t stream = NULL;
    wait_cudafunc(cudaStreamCreateWithFlags(&stream, cudaStreamNonBlocking));
    wait_cudafunc(cusolverDnSetStream(cusolverH, stream));
```

**Caveat (present errors):** the `_openacc` wrappers assume the caller has established the data region; calling without it dies with the NVHPC runtime FATAL (present table lookup failed). The current code uniformly follows the "caller does enter data first" convention.

## 6.3 Synchronization Design and the OpenACC Memory Pool

The OpenACC default queue and the library CUDA streams are not connected. Ordering rests solely on explicit synchronization: (1) `#pragma acc wait` before library calls, (2) `cudaStreamSynchronize` on the library stream, (3) synchronous `cudaMemcpy`. Correctness and simplicity were chosen over performance.

For shared-GPU operation, the **behavior of NVHPC's OpenACC memory pool (freelists)** matters. Blocks freed by `exit data delete` or `acc_free` return to a process-private pool, not to CUDA, and are **reused only for requests of the same size**. Both properties bite on a shared device: (a) other ranks never see "freed" memory as free; (b) repeated allocations of slightly different sizes strand blocks in the pool — an effective leak that actually caused OOM aborts in the Force3 chunk batches (commit `28361f7e`). The current convention is therefore: (i) always run `acc_wait_all(); cudaDeviceSynchronize(); acc_clear_freelists();` before measuring free VRAM, and (ii) allocate variable-size buffers once at the per-chunk maximum and reuse them. The one deliberate exception: the Mixing\_H preflight **does not call** `acc_clear_freelists()` — draining the pool mid-SCF-cycle disturbed the allocation dynamics of the resident GPU modules and provoked a Set\_Hamiltonian OOM about 30 iterations later (documented in a source comment).

## 6.4 set\_hamiltonian\_gpu.cu — the Wired-In Raw CUDA Kernel

The only raw CUDA kernel called from .c code in the current tree is `set_hamiltonian_gpu.cu` (194 lines, added in commit `95fa51ed`): the inner kernel `matrix_elements_kernel` of the Set\_Hamiltonian dVH+Vxc+VNA grid integrals plus the extern "C" wrapper `Set_Hamiltonian_Cuda_MatrixElements()`. Design highlights:

- One block row = one atom pair; 256 threads per block. Two shared-memory tiles — a "weighted orbital" tile (double; `GridVol·Vpot·Orbs0` precomputed) and an `orbs1` tile (float) — iterate over grid points in tiles of 32. The float→double cast position and the multiply-add order match the CPU/OpenACC paths (bit-identical).
- Four return values: 0 = success; 1 = kernel unsupported for lack of shared memory (after halving the tile width from 32 down to 1) → caller uses the OpenACC kernel; 2 = transient failure with a healthy context (the post-stale-error reclassification) → the same batch is redone with the OpenACC kernel; negative = fatal (caller aborts).
- Before launching, it pops stale errors with `cudaGetLastError()` — the reference implementation of the error-latch etiquette of § 3.6 (commit `c5eb6845`).
- Compiled with the same `nvcc` flags as GEMMUL8 (`NVCC_GEMMUL8_FLAGS`) and linked into `OBJS`. `OPENMX_SETHAM_CUDA_KERNEL=0` disables it, in which case the numerically identical OpenACC kernel runs.

**Removed dormant kernel collection:** the `openmx_cuda_kernels.cu/.h` files described in the 2nd edition as "verified but unwired" have been **deleted from the tree**. Their Set\_Hamiltonian-related ideas effectively landed, wired in, as `set_hamiltonian_gpu.cu`.



## 6.5 NVHPC-Specific Caveats — Real Miscompilation Workarounds

NVHPC 26.3's OpenACC ( `-acc` ) has known bugs that break specific code, and the Makefile works around them by **dropping `-acc` per file** (with reason comments). Re-verify this list whenever the NVHPC version changes.

| File                                                                                              | Compile setting                         | Reason (summarized from Makefile comments)                                       |
|---------------------------------------------------------------------------------------------------|-----------------------------------------|----------------------------------------------------------------------------------|
| <code>Occupation_Number_LDA_U.c</code> / <code>Eff_Hub_Pot.c</code> / <code>Total_Energy.c</code> | <code>CC_NOACC</code> (-O1, no -acc)    | NVHPC 26.3 with -acc miscompiles the LDA+U Type2/cFLL occupation/potential paths |
| <code>zero_cfrac.c</code>                                                                         | <code>CC_NOACC</code>                   | -acc makes DSYGV fail, breaking the ON2 poles                                    |
| <code>RestartFileDFT.c</code>                                                                     | <code>CC_NOACC</code>                   | possible segfault in restart I/O under oversubscribed MPI                        |
| <code>MD_pac.c</code> / <code>Generate_Wannier.c</code>                                           | <code>CC_NOACC</code>                   | possible segfaults in post-SCF MD control / Wannier generation                   |
| <code>Krylov.c</code>                                                                             | <code>CC_NOACC_03</code> (-O3, no -acc) | GPU work done via raw CUDA only (no OpenACC)                                     |
| <code>Band_DFT_NonCol.c</code> / <code>Divide_Conquer.c</code>                                    | <code>CC3</code> (-O2)                  | optimization-level adjustment                                                    |
| <code>truncation.c</code> / <code>OutData.c</code>                                                | <code>CC2</code> (-O1)                  | ditto                                                                            |
| <code>DFTD3vdW_init.c</code>                                                                      | <code>CC_DFTD3</code> (-O0)             | ditto                                                                            |

Table 6-1: Per-file compile adjustments (including NVHPC 26.3 workarounds)

The need to build `Total_Energy.c` without `-acc` is what spawned the split translation unit `Total_Energy_GPU.c` (built with `-acc`) for its OpenACC kernels (§ 7.10). `Force.c` re-enables an OpenMP parallel region under `#if NVHPC_VERSION >= 250000` as a workaround for an older NVHPC OpenMP bug, and the `if (use_dc_openacc)` guard in `Divide_Conquer.c` still carries the comment "// compiler's bug".



## 7. GPU Implementation Details by Computation Path

### 7.1 Band Calculation (Collinear) — Band\_DFT\_Col.c

The largest single modification (+4,724/-2,544 lines against the original). The dense GPU path requires `scf_eigen_lib_flag==GPUSOLVER && n ≥ 1000` and, since commit `a4200a04`, a successful **one-turn VRAM estimate via BandCol\_GpuDenseFits** (otherwise ELPA/ScaLAPACK; § 5.6). Highlights:

- **Dense-matrix construction cache:** assembling the per-k dense matrices from the sparse H and S is OpenACC-offloaded; a fingerprinted cache of the pair structure ( `entries / phase_r / phase_i` ) stays resident via `enter data`, with only the phases refreshed by `update device`. The scatter-add runs with `deviceptr + acc atomic update`, feeding from the packed H/S cache built by `Set_Hamiltonian` (§ 7.7).
- **Diagonalization and transforms:** the S transform  $\tilde{U}$  is computed once and parked in the host-side `transformed_s` for reuse across SCF iterations. H' is formed with GEMM8  $\text{Zgemm} \times 3$  (§ 4.6); diagonalization is `cusolverDnXsyevdx`; eigenvectors stay on the device through the DM phase.
- **Eigenvalues-only first pass:** the first diagonalization loop of `all_knum != 1` (which only needs eigenvalues to fix the chemical potential) solves with `jobz=CUSOLVER_EIG_MODE_NOVECTOR`, skipping eigenvector output and the back-transform GEMM entirely ( `BandCol_GpuSolver_SolveEigenvaluesDeviceOnly`; restore the old behavior with `OPENMX_BAND_SYEVDX_NOVECTOR=0`; commit `58ea6471` ). This path requires `na_rows==n && na_cols==n`.
- **Adaptive concurrency:** § 5.5.1. The k-point wave starts at the number of k-owner ranks sharing the device (commit `48921b36`) and shrinks only when VRAM demands it; when everyone fits, the turn split, mid-flight barriers, and GEMM8 release points all disappear. The full-concurrency demand is published via `OpenMX_GpuPhaseNeed_Register("band_col", ...)` so the `Set_Hamiltonian` resident cache clears the way (§ 7.7).
- **DM phase:** OpenACC `gang + loop seq` reductions keep the summation order identical to the CPU.
- Cross-iteration device-buffer persistence stays off by default ( `OPENMX_BAND_GPU_PERSISTENT` ); per-turn GEMM8 workspace release stays on ( `OPENMX_BAND_GEMMUL8_TURN_RELEASE` ).

### 7.2 Band Calculation (Noncollinear) — Band\_DFT\_NonCol.c

- An OpenACC-resident ( `enter data` -centric) root-dense path: phased dense construction (scatter-add), S diagonalization +  $S^{-1/2}$ , assembly of the  $2n \times 2n$  spinor H2/S2,  $U^\dagger H U$  (GEMM8  $\text{Zgemm}$ ), eigenvector back-transform, and DM/EDM ( `loop seq` ) all on the GPU.
- **Stage-specific adaptive concurrency (§ 5.5.2):** separate VRAM estimates and rank counts for the eigenvalues-only / eigenvectors / DM modes (commits `7c414f91`, `99f4014b`). The DM-only estimate `BandNonCol_RootDenseDMDeviceBytes` is far smaller than the solve, giving regimes like "solve  $\times 2$ , accumulate  $\times 8$ ". Needs are published as `"band_noncol_ev" / "band_noncol_vec" / "band_noncol_dm"`.
- **ELPA fallback:** `BandNonCol_GpuDiagFits` (when not even one rank fits). Force with `OPENMX_BAND_GPU_DIAG` (§ 5.6).
- Ordering against the OpenACC queue: `#pragma acc wait` → `openmx_gemm8zgemm` → `cudaStreamSynchronize`.

### 7.3 Cluster Calculations — Cluster\_DFT\_Col.c / Cluster\_DFT\_NonCol.c

The cluster paths received the densest rework since the 2nd edition (Col: +1,534 lines vs. original; NonCol: +2,424).

## Col — resident root-dense path and GPU DM

- **Feasibility by real reservation ( § 5.5.3, § 5.6):** `ClusterCol_GpuDiagFits` returns a three-way verdict — 0 = ELPA fallback; 1 = concurrent GPU (each spin world solves its own spin); 2 = serialized GPU (spin world 0's owner solves both spins, shipping the remote spin's results by MPI; commit `bf08a9d8`). The serialized mode requires the packed Set\_Hamiltonian cache (the non-packed matrix assembly is a level1-wide collective and cannot be run by one owner alone).
- **GPU accumulation of DM/EDM (commit `75fc30d3`):** `ClusterCol_AccumulateDM_OpenACC` accumulates DM1/EDM1 (and PDM1 for partial charges) in OpenACC gang loops over 131,072-entry chunks, with the per-state summation order identical to the CPU loop (`loop seq`). `OPENMX_CLUSTER_GPU_DM=0` selects the CPU loop. The sparse→dense index is cached under a geometry fingerprint (FNV-1a), removing the per-spin, per-iteration rebuild and re-upload.
- **Device-resident eigenvectors (commit `527ed524`):** right after each spin's solve, the eigenvector panel is stashed by device-to-device copy (`ClusterCol_StashDeviceEvec`) and read directly by the DM kernel through `deviceptr` (eliminating the D2H → repack → H2D round trip of EVec1). The stash allocation uses `TryDeviceMalloc` and is skipped silently on failure (it is an optimization only). Non-owner ranks stage their eigenvector slices with a block size that halves until it fits (floor 128); if even that fails, the step continues on the CPU loop.
- GEMMu8 workspaces are released after each solve (`OPENMX_CLUSTER_GEMMUL8_TURN_RELEASE`, inheriting the BAND setting when unset). The old `ClusterCol_GpuSolverDensePath` (CPU dgemm) and the host-buffer path were deleted.

## NonCol — single arena and cross-iteration caches

- **Single cudaMalloc arena (commit `3ef5347a`):** S, Ss2, seven work matrices, Hs2, the dense eigenvectors, and the sparse→dense index/staging are partitioned 512-B-aligned into one reserved region, exposed to OpenACC via `acc_map_data`. If the reservation fails, the path falls back to ELPA ( § 5.6).
- **Per-iteration overhead trimming (commits `a9b6fa31`, `f5de630e`):** a per-device cublas-handle cache (previously 13 create/destroy per iteration); device residency for the transformed S and its spinor expansion Ss2 (saving ~570 MiB of re-upload per iteration at 216 atoms); a persistent zheevdx-workspace context; ~1.6 GiB of host scratch reused across iterations; and the back-transform GEMM shrunk from m=n2 to m=MaxN via the explicit-leading-dimension helper `ClusterNonCol_GEMMu18ZgemmLd_OpenACC`.
- The dense eigenvectors `dense_evec` are cached on the device and distributed later from `DFT.c` via `Cluster_DFT_NonCol_ScatterGpuSolverCachedEvec`; under memory pressure `Cluster_DFT_NonCol_DemoteGpuSolverCachedEvec` demotes them to the host (called when the density-grid GPU service is about to fail its owner allocation; § 7.9).
- MaxN: all states on the first SCF iteration, occupied + margin afterwards ( § 5.3).

## 7.4 The DC Method — Divide\_Conquer.c

- Each rank independently handles its atoms' truncated cluster matrices (local dimension NUM). GPU condition: `NUM ≥ DC_GPU_Threshold()` (default 1000; `OPENMX_DC_GPU_THRESHOLD`).
- **The Col side is raw CUDA:** `DCGpuSolverCtx` holds cudaMalloc buffers plus pinned host buffers (`cudaMallocHost` — the only use in the code base). S diagonalization (up to SCF 2) → H' build (`DC_GpuSolver_TryGpuDgemm`: GEMMu8 → cublasDgemm → CPU) → active subspace cut out on-device with `cudaMemcpy2DAsync` → Xsyevdx.

- **Device-resident S12 cache (S-cache, commit 6f7f31b2):** the transformed overlap  $S_{12} = U \cdot \lambda^{-1/2}$  is SCF-invariant from iteration 3 onward, so it is parked in a per-rank single-cudaMalloc arena. Admission is polite and greedy within a budget of (free – 4096 MiB reserve) / node ranks — never evicting other phases. On a hit, the whole "host S\_DC refill → repack → PCIe upload" is skipped and the GEMM reads the resident copy; the host side is restored lazily by `DCCol_FillSDCFromS12` only if a CPU fallback actually needs it. Disable with `OPENMX_DC_GPU_S_CACHE=0`. Admissions are reported as `<DC> GPU S-cache: rank %d keeps %d of %d cluster overlaps on the device (%.1f MiB)`.
- **Host transposes eliminated:** the strided  $O(n^2)$  host transposes were replaced by contiguous-row memcpy packs plus on-device `cublasDgeam` transposes (`DC_GpuSolver_DeviceTranspose`); geam is pure data movement, so downstream inputs are bit-identical.
- **Preflight skipping:** once a GEMM shape has been approved, smaller solves skip the `cudaMemGetInfo` preflight (GEMMu8/cuBLAS workspaces are grow-only, so smaller shapes cannot trigger new allocations).
- **Layered safety:** pre-allocation VRAM preflight (`GPUSOLVER_MIN_FREE_AFTER_MB`, default 1536 MiB), host-malloc failure detection, eigensolve failure detection — any of them raises the **sticky disable flag** and the rank continues on the CPU DC solver (releasing GEMMu8 workspaces). The CPU-fallback helpers pop the CUDA error latch first (§ 3.6).
- **The NonCol side is OpenACC:** `S_DC/H_DC/C` now use contiguous stores + row-pointer arrays so the data regions transfer one block each, and diagonalization goes through `gpsolver_Syevdx_Complex_openacc_cached` (handle/workspace reused across atoms). Measured: the diagonalization bucket of a 64-atom Si DC run (16 SCF) dropped 78.4 s → 66.4 s.

## 7.5 The DC-LNO Method — Divide\_Conquer\_LNO.c

- Current mode is **direct per-rank dispatch**: every rank calls `cudaSetDevice` and submits its own local problems ( $\text{NUM} \geq 800 = \text{GPU\_CPU\_SWITCH\_NUM2}$ , adjustable via `OPENMX_DCLNO_GPU_THRESHOLD`). The old GPU-proxy machinery (rank 0 solving for its group via MPI tags 41001-41004) is preserved behind `DCLNO_ENABLE_SHARED_GPU_PROXY 0`.
- **Noncollinear solves now on the GPU (commit d62cac60):** `DCLNO_Solve_NonCol_GpuSolver` executes the whole per-cluster generalized problem on the device: zheevdx on the  $\text{NUMH} \times \text{NUMH}$   $S \rightarrow k_0 = 1/\sqrt{|\lambda|} \rightarrow$  the spin-doubling transform  $T = \text{diag}(\tilde{U}, \tilde{U})$  built with `cublasZdggmm` plus a `cudaMemcpy2DAsync` block copy  $\rightarrow H' = T^\dagger H T$  with two GEMMu8 Zgemms  $\rightarrow \text{cublasZgeam}$  to form the conjugate matrix (the same matrix the CPU flow diagonalizes, for numerical compatibility)  $\rightarrow$  zheevdx for NUM2 states  $\rightarrow$  one transposed Zgemm writing the back-transform directly in the layout the residue stage reads. Enabled when `use_gpu_accel_nc && Eigen_MPI_flag==0 && NUM >= threshold`.
- **Group-aggregate memory test (§ 5.5.4):** if `DCLNO_GpuGroupMemoryFits` fails, the whole group uses the CPU eigensolver (both collinear and noncollinear).
- **End-of-phase memory return:** `DCLNO_GpuTurnRelease()` (default 1; opt out with `OPENMX_DCLNO_GPU_TURN_RELEASE=0`) frees the solver buffers and GEMMu8 workspaces at the end of each phase, handing memory back to the grid/force phases (handles are kept).
- The per-node GPU count can be capped by `scf.Gpu.Num` (default 30  $\approx$  unlimited). Numerical failures abort (Table 5-2). A 216-atom Si NC run (cluster dimension  $\sim 2222$ ) takes  $\sim 13$  minutes at  $\text{np}=2$  versus over an hour for the CPU solve.

## 7.6 The Krylov Method — Krylov.c

- **No OpenACC; raw CUDA only** (compiled with `CC_NOACC_03`). A per-OpenMP-thread `Krylov_GPU_Workspace` pool (`d_A/d_B/d_C/d_W/d_work` plus a dedicated non-blocking stream).
- **Fused per-atom pipeline (commit 3ee45228)**: instead of "repack & upload the basis three times per atom + a host round trip per GEMM + a host eigensolve", `Krylov_ProjectedSolve_GPU` fuses one device visit per atom: ① fetch the basis `d_KU` from the KU cache (repack & upload only on a miss); ② upload `H_DC` once; ③  $C = H \cdot u1$  (GEMM<sub>ul8</sub>); ④  $u1 + Hu1$  (GEMM<sub>ul8</sub>; only the  $m3 \times m3$  result downloads); ⑤ host-side ZeroNum correction and `EC_matrix` addition (identical to the CPU code); ⑥ `cusolverDnXsyevd`, leaving the eigenvector panel on the device in exactly the layout the back-transform reads (on failure: LAPACK fallback + re-upload); ⑦ back-transform  $c = u1 \cdot b$  (GEMM<sub>ul8</sub>) → download.
- **Engagement condition**: all three GEMMs must satisfy  $m \cdot n \cdot k \geq 5 \times 10^7$  (`OPENMX_KRYLOV_GPU_DGEMM_MIN_FLOPS`) — exactly the same GEMMs that would go to the GPU on the per-call path, so the default is **bit-identical** to the old code. The device eigensolve requires  $m3+1 \geq 1000$  (`OPENMX_KRYLOV_GPU_EIGEN_MIN`). Disable the fused path with `OPENMX_KRYLOV_GPU_FUSED=0`.
- **KU cache**: the repacked Krylov basis panels (created at SCF 1, invariant afterwards) are parked in a per-rank device arena, admitted politely within (free – 4096 MiB) / node ranks (`OPENMX_KRYLOV_GPU_KU_RESERVE_MB`); disable with `OPENMX_KRYLOV_GPU_KU_CACHE=0`. Reported as `<Krylov> GPU KU-cache: rank %d keeps %d of %d basis panels on the device (%.1f MiB)`; released by `Krylov_Release_GPU_KUCache()` just before the force phase.
- The S transform is handled during Krylov basis construction (CPU `Inverse_S_by_Cholesky`), so the GPU only sees standard eigenproblems. `OPENMX_KRYLOV_GPU_PROFILE=1` prints the fused-path breakdown (`KRYFUSE n=... ku=... g1=... eig=...`).

## 7.7 Matrix-Element Construction — Set\_Hamiltonian.c / set\_hamiltonian\_gpu.cu / Set\_Nonlocal.c / Set\_OLP\_Kin.c

### Set\_Hamiltonian.c (+2,972/–1,149 vs. original) + set\_hamiltonian\_gpu.cu (194 lines)

As of the 2nd edition, "the OpenACC grid integrals exist but are permanently disabled because they were slower". Since commit 95fa51ed, the `dVH+Vxc+VNA` grid integrals (`Calc_MatrixElements_dVH_Vxc_VNA`) run **on the GPU by default** (`OPENMX_SETHAM_MATRIX_GPU`, default 1). Four mechanisms made the difference:

1. **SCF-invariant cache**: pair metadata, grid indices (`nolg_MN/nolg_Nc`), and the orbital-value buffers (`orbs0buf/orbs1buf`, float) are built once per SCF cycle on the host (`SetHamiltonianMatrixElementsCache`). Per iteration only the H blocks (`hbuf`) and the rank-local Vpot slice are transferred.
2. **On-device Vpot gather (commit bff0af37)**: the old host-side `spin×overlap-point` expansion is gone; the rank-local `Vpot_Grid` slice is transferred as is and gathered indirectly in the kernel via `nolg_MN`. The rounding order matches the old expansion — bit-identical.
3. **A dedicated CUDA kernel (§ 6.4)**: the tiled kernel `matrix_elements_kernel` with a weighted-orbital tile (double: `GridVol·Vpot·Orbs0`) and an `orbs1` tile (float) in shared memory. `OPENMX_SETHAM_CUDA_KERNEL=0` switches to the numerically identical OpenACC kernel.
4. **Adaptive GPU turn planning (Set\_Hamiltonian\_CreateGpuTurnPlan)**: the same UUID group + descending prefix scan as § 5.5. The default is a **hybrid wave**: ranks in the first wave compute on the GPU while the remaining ranks compute on the CPU concurrently (`OPENMX_SETHAM_GPU_SERIAL_WAVES=1` switches to all-GPU serial waves). By



default **every rank holding a local H segment is a GPU work candidate** (the old k-owner-only policy returns with `OPENMX_SETHAM_GPU_KOWNER_ONLY=1`).

**The resident cache and yielding to published needs (commits `bff0af37`, `69dde552`):** only when all ranks sharing the device run in a single wave, the SCF-invariant tables (four classes in descending size: orbs1 / orbs0 / nolg / meta) are made device-resident ( `OPENMX_SETHAM_GPU_RESIDENT`, default 1). The admission budget is "free – (published phase needs) – floor", where the floor is 4 GiB once a diagonalization need has been published and 16 GiB before that ( `OPENMX_SETHAM_GPU_RESIDENT_FLOOR_MB` overrides both). The cache re-checks the needs published by the band solvers ( `OpenMX_GpuPhaseNeed_Register("band...")` ) on every call, and when free memory falls below the need it **evicts itself right before the same iteration's diagonalization**, staying transient for the rest of the MD step. Since the `copyin` clauses have `present_or_copyin` semantics, numbers are bit-identical whether the tables are resident, partially resident, or absent. Related stdout:

```
<Set_Hamiltonian> Hamiltonian matrix for VNA+dVH+Vxc (GPU-accelerated)...
<Set_Hamiltonian> GPU device %d: %d Hamiltonian rank(s), GPU concurrency=%d,
    serialized waves|CPU fallback ranks=%d, peak=%.3f GiB, free=%.3f GiB, reserve=%.3f GiB
<Set_Hamiltonian> GPU resident cache: %d rank(s) hold %.3f GiB (orbs1+orbs0+nolg+meta) on device %d across SCF iterations
<Set_Hamiltonian> GPU resident cache released: a GPU phase needs %.3f GiB on device %d; staying transient for this MD step
```

**The phantom-failure fix (commit `c5eb6845`):** on a nearly full device, allocation failures that other components recover from internally (GEMMu8's FP64 fallback, `wait_cudafunc` retries) stayed latched in CUDA's per-thread error latch, and the CUDA kernel's error check mistook them for its own failure and aborted ("CUDA matrix-elements kernel failed with status -2" at SCF iteration 316). The kernel now pops stale errors before launching, and on failure checks the context with `cudaDeviceSynchronize()`: if healthy, it reports a recoverable status 2 and the caller **redoes the same batch with the OpenACC kernel** (restoring the possibly half-updated device H block from the intact host copy first). Only context-corrupting errors abort.

- **The base combination ( $H = F_{\text{Kin}} \cdot H_0 + \dots$ )** stays opt-in on the GPU ( `OPENMX_SETHAM_BASE_GPU`; measured 10 ms vs. 2 ms on the CPU).
- **The packed H/S cache** (the API family `Set_Hamiltonian_Build_GpuSolver_HS_Cache` etc., keeping H and S in a 1-D packed form for GPUSOLVER) continues to feed the dense assembly of the band/cluster solvers; the cluster two-spin serialized mode ( § 7.3) requires it.
- **Sharing the tables:** the distributed density-grid quadrature ( § 7.9) reads the same orbital-value tables through the read-only view `Set_Hamiltonian_GetMatrixElementsTables()`; `Set_Hamiltonian_MatrixElementsTables_Ready()` probes for existence **without triggering the multi-GiB lazy build** (commit `ae3dd189`).
- Profiling: `OPENMX_BAND_PROFILE=1` prints `SETHPROF` / `SETHMEPROF` lines.

## Set\_Nonlocal.c (+1,738/–305 vs. original)

The 2nd edition's "OpenACC-offloaded radial k integrals" were replaced in commit `211f0684` by a **fully batched GPU evaluation of the nonlocal-projector integrals** ( `SetNonLocal_CalcDSNL_OpenACC` ), in three phases:

1. **Host setup:** per-species radial tables (Fourier transforms of bases and projectors) and the common k grid are built with OpenMP; the batch unit is a "row" = (atom pair, derivative direction so, angular momentum LL, basis×projector combo). To avoid re-evaluating Wigner-3j factorial sums tens of millions of times, the **Gaunt coefficients are tabulated up front** (the selection rule  $m = M_0 - M_1$  removes one axis).
2. **Device execution:** the spherical Bessel tables are **generated on the device** (a faithful port of the host downward recurrence, rescaling, and normalization — eliminating the old ~21 s serial host Bessel generation

plus chunked transfers), and the trapezoidal radial integrals are reduced in batched gang×vector kernels. Pairs are chunked so the Bessel tables stay within a 96 MiB device budget.

3. **Host finish:** spherical harmonics, Gaunt assembly, and the complex→real transforms follow the CPU-path structure with OpenMP over pairs.

The only fallbacks are `OPENMX_SETNL_OPENACC=0` (or a non-GPUSOLVER run); there is no dynamic memory fallback. Measured (216-atom Si NC, np=2): the DS\_NL stage went 23.7 s → 0.66 s; the first 8 SCF steps of a methane CPU comparison are bit-identical. The hardening that replaced fixed-size stack arrays with overflow-checked heap allocations is retained.

### Set\_OLP\_Kin.c (+528/−180) and Spherical\_Bessel.c

- The radial-integral offload for overlap/kinetic matrix elements remains **opt-in** (`OPENMX_OLPKIN_RADIAL_GPU=1`) because it is transfer-bound and slower in practice (comment: ~1.2 s vs. 0.3 s); it also requires `Nthrds==1`.
- The effective CPU-side speedups remain: the spherical-Bessel table cache keyed by the exact bit pattern of the pair distance  $r$  (bitwise-identical results, single-threaded only) and the removal of per-call malloc/free from the `Spherical_Bessel.c` hot path.

## 7.8 VNA Projectors — Set\_ProExpn\_VNA.c

In the 2nd edition this file had been "reverted to the CPU version, no diff against the original". Commit `77d2a22c` added a **full GPU batching of +2,029 lines** (216-atom NC: 160.9 s → 4.4 s). The common gate is GPUSOLVER plus `OPENMX_SETPRO_GPU` (collective, default 1). Three independent batches, each with its own memory test and CPU fallback:

1. **DS\_VNA construction batch:** all pairs of the one-center integrals  $\langle \Phi | P_VNA \rangle$  in 256-pair chunks, four kernels — ① device spherical-Bessel recurrences (a faithful port of `Spherical_Bessel2`), ② Gauss-Legendre quadrature sums, ③ Gaunt ×  $Y_{lm}$  weighted (LL,m) sums, ④ complex→real transform and float store. The factorial-based Gaunt coefficients and long-double complex spherical harmonics are **tabulated on the host**; the device only reads tables. Quadrature keeps the CPU's element-wise accumulation order. Memory condition:  $(\text{free} - 256 \text{ MiB}) / \text{node ranks} > 1 \text{ GiB}$ .
2. **HVNA trace batch:** the energy-weighted float dot products  $HVNA[Mc][j] = \text{dmp} \cdot \sum \text{ene} \cdot DS\_VNA \cdot DS\_VNA$  are evaluated in one kernel over all (Mc, j) pairs after archiving the halo blocks received through the unchanged MPI pipeline. Damping and stores stay on the host, exactly as the CPU loops do.
3. **Set\_VNA2 / Set\_VNA3 batch:**  $\langle \Phi | VNA \rangle$  and  $\langle VNA | \Phi \rangle$  are processed by the same kernels as mirror images (swapping the PAO-product species and the sign of the direction vector), in 512-pair chunks.

The insufficient-memory notice is printed once per node (commit `b569f272`): `Set_ProExpn_VNA GPU: not enough free device memory; CPU fallback.` The DFT.c stage banner reads `<MD=...> Calculation of the VNA projector matrix (GPU-accelerated)` (commit `30148e1e`).

## 7.9 Density Grid — Set\_Density\_Grid.c + Set\_Density\_Grid\_GPU.c

Building the electron density on the grid ( $\rho(r) = \sum DM \cdot \phi\phi$ ) was GPU-offloaded in the new file `Set_Density_Grid_GPU.c` (1,366 lines). It runs as a **three-stage fallback chain** (documented in a `Set_Density_Grid.c` comment): **distributed GPU quadrature** → **one-rank GPU service** → **CPU/OpenMP loop**. Common enabling conditions: GPUSOLVER, Cluster/Band solver, and `Cnt_switch==0` (`OPENMX_DENSITY_GRID_GPU=0` disables everything).

**(a) Distributed GPU quadrature (commit `d14ef297`)**

- Each rank integrates its own atoms' atomic-sphere densities `Tmp_Den_Grid` on the device and feeds the existing A→B communication (no owner serialization). The per-output-point CSR is walked in the same (h\_AN, Nog) order as the CPU loop, with the same summation order.
- Sharing the Set\_Hamiltonian tables:** the orbital-value tables and grid indices come from the read-only view `Set_Hamiltonian_GetMatrixElementsTables()`; where those tables are resident, the `present_or_copyin` `copyin` merely attaches — per iteration only the CSR, the density matrix, and the results move.
- Mode `( OPENMX_DENSITY_GRID_GPU_LOCAL )`: 0=off; 1 (default)=engage **only when the shared tables are fully device-resident** (staging them per call is slower than the owner service); 2=always. In mode 1, an Allreduce(MIN) over `Set_Hamiltonian_MatrixElementsTables_Ready` ensures every rank already built its tables, so CPU-executing ranks are never forced into multi-GiB host builds (commit `ae3dd189`). A per-node quota — (free – 256 MiB)/node ranks — must also hold.
- Participation is agreed by Allreduce(MIN); the first engagement prints `<Set_Density_Grid> distributed GPU quadrature: every rank integrates its own atoms`. Its transient demand is published as `OpenMX_GpuPhaseNeed_Register("density_grid_local", ...)`.

**(b) One-rank GPU service (commit `bff93d08`)**

- The owner (Host\_ID) gathers, once per geometry, all ranks' atom-centered orbital grids and overlap phase tables via `MPI_Gatherv` and caches them. In subsequent SCF iterations only **the CDM** is gathered; the owner builds the density on the whole regular grid with a CSR kernel and scatters each rank's contiguous B section via `MPI_Scatterv`.
- When the owner's allocation is about to fail, room is made in stages: first all ranks release GEMMu8 workspaces and return the OpenACC pools; then the noncollinear cluster eigenvector cache is demoted to the host (`Cluster_DFT_NonCol_DemoteGpuSolverCachedEVec`). If still short, it prints `Set_Density_Grid GPU owner needs ... ; CPU fallback.` and computes that epoch on the CPU.
- By default the device side is freed right after the computation (`OPENMX_DENSITY_GRID_GPU_PERSISTENT=0`, to keep GEMMu8's `cudaMemGetInfo` decisions honest). Reserve: `OPENMX_DENSITY_GRID_GPU_RESERVE_MB` (default 256 MiB).

**7.10 Total Energy — Total\_Energy.c + Total\_Energy\_GPU.c**

**Why two files:** NVHPC 26.3's `-acc` miscompiles the LDA+U paths, so `Total_Energy.c` itself must be built without `-acc` (`CC_NOACC`); the OpenACC kernels live in the separate translation unit `Total_Energy_GPU.c` (built with `-acc`; now 1,064 lines).

The gate is `TotalEnergyUseOpenACC()`. The 2nd edition's restriction "disabled for noncollinear (SpinP\_switch==3)" was **removed by commit `19b9b69c`**; the kernels now run whenever GPUSOLVER is active (`OPENMX_TOTALENERGY_GPU=0` disables them all at once). Five grid reductions are offloaded:

- EXC/EH1 grid integrals** (Ena, Eef, EH1, EXC in a single `parallel loop reduction`)
- The six dipole-moment components** (grid coordinates GN→(n1,n2,n3) reconstructed on device)
- The CWF double-counting correction** (dcEH1/dcEXC)
- The EH0 two-center batch** — all atom pairs flattened at once, per-species spherical grids, VPS meshes, and V\_H atomic tables transferred flat; `gang` (pair) × `vector reduction` (grid point) computes energies and r derivatives (forces #6/#7) together; spline interpolation as `#pragma acc routine seq` device functions.



5. The **Exc0 fine-mesh correction batch (new, commit 19b9b69c)** — with `Exc0_correction_flag==1`, the previously serial host loop over the Lebedev spherical grid  $\times$  coarse radial mesh is replaced by a two-pass GPU batch ( `TotalEnergy_Exc0_Batch_OpenACC` ): ① a point kernel over all local atoms  $\times$  radial  $\times$  Lebedev points reduces the energy while storing per-point force prefactors device-resident; ② an (atom, neighbor) pair kernel contracts the prefactors with neighbor density gradients to produce the force-#8 contributions. The XC functional (Ceperley-Alder) and the spline interpolators (KumoF/Dr\_KumoF) are reimplemented as device functions.

#### Total\_Energy\_GPU.c — the typical grid reduction

```
#pragma acc data copyin(Density_Grid_B0[0:grid_count], Density_Grid_B1[0:grid_count], \
    ADensity_Grid_B[0:grid_count], PCCDensity_Grid_B0[0:grid_count], \
    PCCDensity_Grid_B1[0:grid_count], dVHart_Grid_B[0:grid_count], \
    Vxc_Grid_B0[0:grid_count], Vxc_Grid_B1[0:grid_count], \
    RefVxc_Grid_B[0:grid_count], VNA_Grid_B[0:vna_grid_count], \
    VEF_Grid_B[0:vef_grid_count])
{
#pragma acc parallel loop reduction(+:local_Ena,local_Eef,local_EH1,local_EXC0,local_EXC1)
    for (BN=0; BN<grid_count; BN++){
```

## 7.11 Forces — Force.c

Force evaluation changed more than anything else since the 2nd edition (+15,123/−11,241 vs. original). Then: "OpenACC reductions for #2/#4/#5; #4B kept on the CPU to avoid VRAM exhaustion". Now **all major traces including #3, #4B, and HNL are GPU-batched**, and in exchange an arena + peer-wait machinery guarantees that shared-device memory races can never abort the run. The parent gate is `OPENMX_FORCE_GPU` (collective, default 1).

| Stage                      | Implementation                                                                                                                                                                                                                                                                                                     | Gate / fallback                                                                                                                                                                                                                                     |
|----------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| #1 (overlap correction)    | host only                                                                                                                                                                                                                                                                                                          | —                                                                                                                                                                                                                                                   |
| #2 (kinetic)               | pack + GPU reduction ( <code>Force2_Kinetic_OpenACC</code> )                                                                                                                                                                                                                                                       | when no SO/LDA+U/constraints/Zeeman; on allocation failure computes on the host                                                                                                                                                                     |
| #3 (dn/dx·Vpot grid trace) | chunked batch <code>Force3_GpuTrace</code> : one pair = one gang, vector reduction over overlap points. <b>dOrbitals recomputed on device</b> (explicit real spherical harmonics for $L_0 \leq 3$ + radial splines; eliminates ~4.5 GB/rank of PCIe traffic)                                                       | budget test (residency + 192 MiB within (free−256 MiB)/node ranks). If only the dOrbitals recomputation is infeasible, falls back to transferring host-computed dchi ( <code>OPENMX_FORCE3_GPU_DORB</code> )                                        |
| #4 (ProExpn_VNA==0)        | GPU reduction of the dVNA grid term ( <code>Force4_OpenACC</code> )                                                                                                                                                                                                                                                | host on allocation failure                                                                                                                                                                                                                          |
| #4B (projected VNA)        | <b>GPU dot-product batch</b> (commit 7d38382d): the four DS_VNA directions device-resident in float (direction-major); halo/case-2 blocks archived from the MPI pipeline; fused case-1/case-2 traces each in one kernel, reproducing the CPU down to the float-multiply→double-add cast. Damping tails on the host | <code>OPENMX_FORCE4B_GPU</code> (default 1) + memory test. If not: the <b>fused CPU trace</b> ( <code>OPENMX_FORCE4B_FUSED</code> , commit fe68cca6 ); if that too is off, the original dHVNA path. Special pairs (q_AN==0 etc.) always on the host |
| #5 (overlap $\times$ EDM)  | GPU reduction ( <code>Force5_OpenACC</code> )                                                                                                                                                                                                                                                                      | host on allocation failure                                                                                                                                                                                                                          |

| Stage                  | Implementation                                                                                  | Gate / fallback                                                                                                                                              |
|------------------------|-------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HNL (nonlocal)         | GPU dot-product batches (case-1/case-2); DS_NL stays double; case 2 handled entirely by the GPU | <code>OPENMX_FORCEHNL_GPU</code> (default 1).<br>Scalar-relativistic traces only (NC with SO/LDA+U/constraints/Zeeman, or j-dependent VPS, stays on the CPU) |
| #6/#7 (EH0), #8 (Exc0) | computed inside the Total_Energy GPU batches ( § 7.10)                                          | <code>OPENMX_TOTALENERGY_GPU</code>                                                                                                                          |

Table 7-1: GPU status of the force stages

**Arena + peer-wait machinery (commits `206b7e06`, `d0e1d17a`):** on a shared device the ranks drift apart between stages, so "free memory at batch start" goes stale, and a lagging rank's `acc_data_copyin` hitting a full device made the OpenACC runtime abort the whole run. The fix removes the fatal window itself rather than dodging the timing:

- All allocations packed into single 512-B-aligned **arenas** ( `Force_gpu_arena_off` ); kernels read through same-named shadow pointers with `deviceptr` (kernel bodies — hence numbers — unchanged).
- Allocations with a host fallback (reduction buffers) use `Force_gpu_arena_try`: on failure it returns NULL and the reduction is computed on the host (notice once per rank: `Force: a %.1f MiB GPU reduction buffer does not fit ...; using the host for this reduction.`).
- Mandatory allocations (the batches) use `Force_gpu_arena_wait`: retry every 50 ms while peers release memory (one warning after 2 s); after 180 s, an MPI\_Abort with a diagnostic including the amounts. Peers' transient allocations always drain, so there is forward progress; one region = one arena, so a waiting rank holds nothing and mutual deadlock is impossible.
- **No force-stage device allocation can abort the run** (commit `d0e1d17a` converted the last two data-clause allocations to arenas). The Force() entry and each large-arena release flush the OpenACC pool back to CUDA ( `Force_gpu_pool_flush` ).
- Chunk buffers are allocated once at the per-chunk maximum and reused — the countermeasure to the NVHPC OpenACC pool's same-size-only reuse ( § 6.3, commit `28361f7e` ).

**Also:** the Force4B/HNL/ProExpn "not enough memory, CPU fallback" notices print once per node (commit `b569f272` ). `OPENMX_FORCE_PROFILE=1` prints per-stage [Force profile] lines (max/avg seconds). Commit `098addc` reworked the Force3/4B staging from host-resident mirrors to device-resident buffers with one-atom staging, fixing multi-GB/rank host-memory consumption and a budget-accounting bug. Stage banners gain (GPU reduction) / (GPU-accelerated) suffixes when the GPU is used ( § 10.3).

## 7.12 Charge/DM Mixing Fast Paths — Mixing\_H.c and 5 More Files

SCF mixing ( `scf.Mixing.Type` ) was pure CPU through the 2nd edition. Commits `94b6ca8c` / `6e94a9d3` added fast paths to every scheme, all enabled **only under GPUSOLVER** ( `OPENMX_MIX_FAST=0` disables the CPU fast paths). The legacy code remains intact in else branches; Simple mixing and the NEGF variants are untouched.

### RMM-DIISH (Pulay\_Mixing\_H) — Two Tiers (commit `94b6ca8c` ; Mixing\_H.c +1,350 lines)

Motivation: the residual Gram matrix swept the sparse H structure  $\text{dim}^2$  times and issued **one MPI\_Allreduce per matrix element** (with History 50 on Fe fcc  $5 \times 5 \times 5$ , np18: 2,415 s of a 7,352 s DFT run). `MixH_GpuPreflight` (collective; sticky while its fingerprint holds) picks one of two tiers:

- **Tier A (GPU-resident, `Pulay_Mixing_H_GPU`)**: a per-rank single-cudaMalloc arena holds the ring of residual slots, the metric weights, the optimal residual, and the Gram pair buffer. History shifts are a **rotation of the logical→physical slot map (zero copies)**; the host residual history rotates pointers too, with the new residual computed simultaneously into slot 0 and its flat image. The whole weighted Gram triangle is computed by one OpenACC kernel and reduced with **a single MPI\_Allreduce**. Metric,  $\alpha$  staircase, and nan checks are identical to the legacy code. Engaged only when the device-sharing group's total arena fits.
- **Tier B (incremental CPU, `Pulay_Mixing_H_Inc`)**: the Gram matrix is decomposed exactly into metric-independent block partial sums over (atom, orbital-row); since pointer rotation keeps old entries bitwise valid, a continuing iteration computes **only the new row** in  $O(\text{dim} \cdot L)$  (legacy:  $O(\text{dim}^2 \cdot L)$ ). No device memory needed.
- **Control**: `OPENMX_MIXH_GPU` (unset=auto, 0=legacy, 1=force Tier A, 2=force Tier B), `OPENMX_MIXH_GPU_RESERVE_MB`, `OPENMX_MIXH_GPU_VERBOSE`. When Tier A does not fit, a single notice says "using the incremental CPU Pulay mixing instead". The preflight **deliberately does not call `acc_clear_freelists()`** (§ 6.3).
- **Measured**: Fe fcc  $5 \times 5 \times 5$ , 100 iterations — Mixing\_DM 504.6 s  $\rightarrow$  47.3 s (10.7 $\times$ ); full run wall time -25%; the converged  $U_{\text{tot}}$  agrees to all printed digits.

## The Remaining Schemes (commit `6e94a9d3`) — CPU Fast Paths, No GPU

| Scheme (file)                                                                            | What was accelerated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RMM-DIISK ( <code>DIIS_Mixing_Rhok.c</code> ) /<br>RMM-DIISV ( <code>Mixing_V.c</code> ) | <b>Incremental Gram</b> : the stored residual columns are pre-weighted and only slide between iterations, so the Gram matrix slides one step along the diagonal and only the new residual row is computed by dgemv, with <b>one short Allreduce</b> . History shifts are pointer rotations plus one restoring copy (bit-identical to the legacy shift). A broken continuation (SCF rewind etc.) reseeds via the legacy computation                                                                                             |
| RMM-DIIS ( <code>DIIS_Mixing_DM.c</code> ) / GR-Pulay ( <code>GR_Pulay_DM.c</code> )     | <b>Batched Gram</b> : all pairs computed in one sparse-structure sweep (OpenMP) + <b>one Allreduce</b> (legacy: one sweep and one Allreduce per pair — up to 1,275 per iteration at History 50). The optimal residual and the mixing sweep are fused into one pass. Residual histories rotate pointers; <b>the DM/iDM history shift deliberately stays a legacy content copy</b> — other GPU modules may hold device-side state tied to the DM buffers, so the DM slot pointers must never rotate (stated in a source comment) |
| Kerker ( <code>Kerker_Mixing_Rhok.c</code> / <code>Mixing_V.c</code> )                   | Only the history shift is accelerated (rotation + memmove) — it runs every pre-StartPulay iteration under RMM-DIISK/V, where the Rhok history is List_YOUSHO[38] slots deep, so it is not negligible                                                                                                                                                                                                                                                                                                                           |

Verification (216-atom Si, np8): Kerker bit-identical in every output line; RMM-DIISK bit-identical in the final Uele; the other schemes agree to 1e-10–1e-12. Fe fcc  $5 \times 5 \times 5$  (rmm-diisk, 40 iterations, np18): Mixing\_DM 33.5 s  $\rightarrow$  20.0 s.

## 7.13 Derived Solvers — Polarization / DMmu / CWF / LNO (11 Stereotyped Files)

Eleven files share the same stereotyped pattern: include `openmx_gpusolver_dense_utils.h`, device assignment when GPUSOLVER is requested, a static context, and the insertion — **immediately before the ELPA2 branch** — of `scf_eigen_lib_flag==GPUSOLVER && GPU_CPU_SWITCH_NUM<=n && na_rows==n && na_cols==n` (diagonalization via `OpenMX_GpuSolver_DenseDsyevx/DenseZheevx`). If the condition fails, the original ELPA/ScaLAPACK flow runs.

| File                               | GPU diagonalizations inserted       |
|------------------------------------|-------------------------------------|
| <code>Band_DFT_Col_CWF.c</code>    | Zheevx $\times$ 3 (S, H, CWF bands) |
| <code>Band_DFT_Col_DMu.c</code>    | Zheevx $\times$ 4                   |
| <code>Band_DFT_NonCol_CWF.c</code> | Zheevx $\times$ 3                   |

| File                                                                                                          | GPU diagonalizations inserted                                                         |
|---------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| <code>Band_DFT_NonCol_DMmu.c</code>                                                                           | <code>Zheevx</code> $\times$ 4                                                        |
| <code>Cluster_DFT_Col_CWF.c</code> / <code>Cluster_DFT_Col_DMmu.c</code> / <code>Cluster_DFT_Col_LNO.c</code> | <code>Dsyevx</code> $\times$ 2 each                                                   |
| <code>Cluster_DFT_NonCol_CWF.c</code> / <code>Cluster_DFT_NonCol_DMmu.c</code>                                | <code>Dsyevx</code> $\times$ 1 + <code>Zheevx</code> $\times$ 1 each                  |
| <code>Electric_Polarization_BandCol.c</code>                                                                  | <code>Dsyevx</code> $\times$ 1 + <code>Zheevx</code> $\times$ 4 (DM, overlap, H, ABC) |
| <code>Electric_Polarization_BandNonCol.c</code>                                                               | <code>Zheevx</code> $\times$ 5 (plus an ELPA1-side fallback-condition adjustment)     |

Table 7-2: Files carrying the stereotyped GPUSOLVER branch

## 7.14 Generic Eigensolvers — `Eigen_lapack.c` / `EigenBand_lapack.c`

- `Eigen_lapack()` (real symmetric) branches to `Eigen_gpusolver_x` ( $\rightarrow$  `gpusolver_Syevdx`) when `flag != ELPA1/2 && n  $\geq$  1000`. **Its 20+ callers (orbital optimization, DC, LNO, ...) benefit automatically.** The caller retries with an eigenvector-orthogonality check, cycling through CPU solvers (up to 3 attempts).
- `EigenBand_lapack()` (Hermitian) branches to `gpusolver_zheevx` at  $N \geq 1000$ , falling back to the CPU Householder solver `Eigen_HH` on failure.
- Both offer `_openacc` entries operating directly on OpenACC-resident arrays (used by the noncollinear DC path etc.); the 2-D  $\rightleftharpoons$  flat device repacking also happens on device.

## 8. Changes Unrelated to GPU Offloading

### 8.1 OpenMP Bug Fixes — Heap Corruption from Missing private Clauses

In the original OpenMX 4.0, `Stress.c` and `Total_Energy.c` omit the loop variable `i` from the `private()` clause of a `#pragma omp parallel`, so **multiple threads race on an implicitly shared `i`**. When one thread advances `i` right after another evaluated its loop bound, out-of-bounds array accesses occur, surfacing as heap corruption (broken malloc metadata). The bug was identified as the cause of runtest crashes during GPU development and fixed (commit `d451eeb8`).

**Stress.c — the fix (adding `i` to the private list; `Total_Energy.c` is analogous)**

```
/* before (original) */
#pragma omp parallel ... private(OMPID,Nthrds,Nprocs,Mc_AN,...),sumt1,sumt2,sumt3,sumt4,sumt5)

/* after (GPU version) */
#pragma omp parallel ... private(OMPID,Nthrds,Nprocs,Mc_AN,...),sumt1,sumt2,sumt3,sumt4,sumt5,i)
```

- `Stress.c`: the race is in `for (i=0; i<9; i++){ sumt1[i]=0.0; ... }` inside the parallel region (executed per atom). The file's entire diff is this one line.
- `Total_Energy.c`: the Lebedev spherical-grid section of `Calc_EXC_EH1()`; the racing loop indexes `Dr[i][ir][ia]` with `i` up to `FNAN[Gc_AN]`, so a race can point outside the allocation (the heap-corruption path).

**Significance:** both bugs exist in the original OpenMX 4.0 and can strike any OpenMP-threaded run ( $\geq 2$  threads) independent of GPUs — the fixes are worth applying to CPU builds too.

### 8.2 Memory Management and Hardening

| File                                                   | Change                                                                                                                                                                                                                                                                                                                                  |
|--------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>openmx.c</code>                                  | Calls <code>Raise_Stack_Limit()</code> right after startup, raising the soft stack limit to the hard limit ( <code>getrlimit/se</code><br><code>trlimit(RLIMIT_STACK)</code> ) — protection against crashes from large stack arrays where <code>ulimit -s</code> is unset                                                               |
| <code>truncation.c</code> / <code>Free_Arrays.c</code> | NULL assignment after freeing <code>VNA_Grid</code> / <code>VNA_Grid_B</code> / <code>VEF_Grid</code> / <code>VEF_Grid_B</code> (double-free protection). <code>truncation</code> also calls the <code>Set_Hamiltonian</code> / <code>Set_Density_Grid</code> GPU-cache invalidation hooks (geometry changes stale the resident tables) |
| <code>Set_Nonlocal.c</code>                            | Fixed-size arrays replaced by overflow-checked heap allocations (§ 7.7)                                                                                                                                                                                                                                                                 |
| <code>Free_Arrays.c</code>                             | At exit (wherefrom==0): GPU-cache invalidation ( <code>Set_Density_Grid_GPU_Invalidate</code> / <code>Set_Hamiltonian_Inv</code><br><code>alidate_OpenACC_MatrixElements_Cache</code> ) plus <code>openmx_gemm18ReleaseWorkspaces()</code>                                                                                              |

**openmx.c — `Raise_Stack_Limit` (complete)**

```

static void Raise_Stack_Limit(void)
{
#ifdef RLIMIT_STACK
    struct rlimit limit;

    if (getrlimit(RLIMIT_STACK,&limit)!=0) return;
    if (limit.rlim_cur==RLIM_INFINITY) return;
    if (limit.rlim_max==0 || limit.rlim_cur==limit.rlim_max) return;

    limit.rlim_cur = limit.rlim_max;
    setrlimit(RLIMIT_STACK,&limit);
#endif
}

```

## 8.3 Other Fixes

| File               | Change                                                                                                                                                                                                                                                                                                                                                  |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Runtest.c          | (1) Input-file detection tightened from a <code>strstr</code> substring match to the suffix check <code>has_dat_suffix()</code> (no more false hits on <code>foo.dat~</code> etc.). (2) Stale <code>&lt;System.Name&gt;.out</code> files are deleted before each test (with an <code>MPI_Barrier</code> ), preventing contamination by previous results |
| Spherical_Bessel.c | Per-call malloc/free of the recurrence coefficient arrays removed from the hot path; coefficients computed inline (identical formulas)                                                                                                                                                                                                                  |
| openmx_common.h    | Include guard added (the original had none); version string changed from "4.0" to "4.0 GPU"                                                                                                                                                                                                                                                             |
| Input_std.c        | GPU-related keywords added (Chapter 10)                                                                                                                                                                                                                                                                                                                 |
| mpao.c             | Only a one-line <code>#include &lt;ctype.h&gt;</code> difference (a utility outside the build; no impact)                                                                                                                                                                                                                                               |



## 9. Build System

### 9.1 Complete Toolchain Replacement

The original `makefile` (Intel oneAPI + MKL) was rewritten as `Makefile` (NVHPC + CUDA + in-tree FFTW + GEMMu8); the original is preserved byte-identically as `makefile.cpu_intel.bak`.

| Item           | Original (makefile)                     | GPU version (Makefile)                                                                                                             |
|----------------|-----------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| C compiler     | <code>mpiicc -O3 -xHOST -qopenmp</code> | NVHPC-bundled OpenMPI <code>mpicc (nvc) + -acc -Minfo=accl -std=c11 -mtune=native -march=native -fopenmp</code>                    |
| Fortran        | <code>mpiifx</code>                     | <code>mpif90 (nvfortran) -O2 -fopenmp</code>                                                                                       |
| BLAS/LAPACK    | MKL (static)                            | NVHPC static <code>liblapack_lp64.a / libblas_lp64.a</code>                                                                        |
| ScaLAPACK      | MKL ScaLAPACK                           | HPX-OpenMPI's <code>libscalapack_lp64.a</code>                                                                                     |
| FFT            | MKL FFTW wrappers                       | static FFTW 3.3.11 built in-tree (third_party)                                                                                     |
| GPU libraries  | —                                       | <code>-lcudart -lcusolver -lcublas -lcublasLt -lcuda -lnvidia-mt -lnvjitlink -cuda + libgemmu8.a</code>                            |
| CUDA C++       | —                                       | <code>nvcc</code> compiles <code>gemmu8_openmx.cu / set_hamiltonian_gpu.cu</code> (host compiler <code>nvc++</code> )              |
| SDK assumption | Intel oneAPI                            | <code>NVHPC_ROOT ?= /opt/nvidia/hpc_sdk/Linux_x86_64/26.3</code> , <code>NVHPC_CUDA_VERSION ?= 13.1</code> (overridable variables) |

**Build-environment isolation:** the `Makefile` pins `PATH` to NVHPC only and `unexport`s 30+ environment variables (`CPATH` / `LD_LIBRARY_PATH` / `CC` ...). User `CFLAGS` etc. deliberately have no effect.

**Makefile — compiler definitions (excerpt)**

```
COMMON_INCLUDES = $(FFTW3_INCLUDE) -I$(NVHPC_MATH_DIR)/include -I$(NVHPC_CUDA_TARGET)/include -I$(NVHPC_CUDA_HOME)/include
COMMON_CFLAGS   = -w -Minfo=accl -acc -std=c11 -mtune=native -march=native -fopenmp $(COMMON_INCLUDES)

CC = $(MPICC) $(COMMON_CFLAGS) -O3
CC2 = $(MPICC) $(COMMON_CFLAGS) -O1
CC3 = $(MPICC) $(COMMON_CFLAGS) -O2
CC_NOACC = $(filter-out -Minfo=accl -acc,$(CC2))
CC_NOACC_O3 = $(filter-out -Minfo=accl -acc,$(CC))
CC_DFTD3 = $(MPICC) -w -O0 -std=c11 -fopenmp $(COMMON_INCLUDES)
FC = $(MPIF90) -O2 -mtune=native -march=native -fopenmp $(FFTW3_INCLUDE) -I$(NVHPC_MATH_DIR)/include
```

Where the original used one `$(CC)` for everything, the GPU version performs **per-file optimization and OpenACC adjustment** (Table 6-1). There is no `-gpu=ccXX`; the build machine's GPU is autodetected. Add to `COMMON_CFLAGS` for cross-targeting.

### 9.2 Link Configuration

**Makefile (excerpt)**

```

NVPL_SCALAPACK_LIB ?= $(NVHPC_MPI_LIBDIR)/libscalapack_lp64.a
NVPL_LAPACK_LIB    ?= $(NVHPC_COMPILER_LIB)/liblapack_lp64.a
NVPL_BLAS_LIB      ?= $(NVHPC_COMPILER_LIB)/libblas_lp64.a
NVPL_LIBS          ?= -Wl,--start-group $(NVPL_SCALAPACK_LIB) $(NVPL_LAPACK_LIB) $(NVPL_BLAS_LIB) -Wl,--end-group
CUDA_LIBS          ?= ... -Wl,--no-as-needed -lnvjitlink -Wl,--as-needed -lcudart -lcusolver -lcublas -cuda
LIB = $(FFTW3_LIBS) $(NVPL_LIBS) $(MPI_FORTRAN_LIBS) -pgf90libs -mp -lpthread -lm -ldl $(CUDA_LIBS)
...
LIB += -lcublasLt -lcuda -lnvidia-ml -lstc++

```

The link line is `$(CC) $(OBJS) $(GEMMUL8_LIB) $(LIB) -lm -o openmx`. Additions to `OBJS`: `Total_Energy_GPU.o`, `Set_Density_Grid_GPU.o`, `set_hamiltonian_gpu.o`, `gemmul8_bridge.o`, `gpsolver_Syevd.o` `gpsolver_Syevdx.o` `set_cuda_default_device_from_local_rank.o` `set_openacc_device_from_local_rank.o`, and `OutData_Binary.o` (a dead link with no callers). The former `my_cublasDgemm.o` `my_cublasZgemm.o` were removed in `a7f8cba6`.

### 9.3 Automatic third\_party Builds and the Single-make Guarantee

Since the default goal is `openmx: $(FFTW3_LIB) $(GEMMUL8_LIB) $(OBJS)`, a bare `make` builds `FFTW3` → `GEMMUL8` → the main code automatically. Commit `9fe8ce13` guarantees that a **single `make` (parallel `-j` allowed) completes from a pristine tree**, via four fixes:

- Automatic FFTW3 clone:** when `third_party/fftw3` is missing, the rule now runs `git clone --branch fftw-3.3.11 --depth 1` automatically (mirroring the `GEMMUL8` handling) instead of erroring out. The git sources lack the generated codelets, so a sentinel file check overlays them from the release tarball (`fftw-3.3.11.tar.gz`, also committed to the repo) with `rsync --ignore-existing`, then `autoreconf` → `out-of-tree configure` (`--enable-static --disable-shared`, compilers `nvc/nvc++/nvfortran`) → `make install`.
- FFTW3\_USERS completed:** `Cluster_DFT_Col.o` includes `fftw3.h` but was missing from the order-only dependency list (`| $(FFTW3_LIB)`), so `-j` builds compiled it before `FFTW` was installed, failing the first one or two makes. Now: `FFTW3_USERS = Poisson.o Stress.o Poisson_ESM.o TRAN_Poisson.o TRAN_CDen_Main.o TRAN_Set_Electrode_Grid.o Cluster_DFT_Col.o`.
- Fortran-module dependency edges for the bundled ELPA:** added the edges that cover every `use` statement reachable through the template includes (`elpa1_compute_real/complex.o` → `mod_precision.o`; `elpa2_compute_complex.o` → `elpa1_compute_real.o` and four more; the `mod_compute_hh_trafo_*` kernel-module edges), closing the race where compiles started before the `.mod` files existed.
- An order-only rule for `gemmul8.hpp`:** an empty-recipe rule prevents "No rule to make target" on a fresh clone without the `GEMMUL8` checkout.

#### Makefile — GEMMUL8 fetch and single-TU build

```

$(GEMMUL8_DIR)/Makefile:
    mkdir -p $(GEMMUL8_REPO_DIR)
    cd $(GEMMUL8_REPO_DIR) && \
        { [ -d .git ] || git init -q .; } && \
        { git remote get-url origin >/dev/null 2>&1 || git remote add origin $(GEMMUL8_REPO_URL); } && \
        git fetch --depth 1 origin $(GEMMUL8_COMMIT) && \
        git checkout -q $(GEMMUL8_COMMIT)
$(GEMMUL8_OPENMX_OBJ): gemmul8_openmx.cu $(GEMMUL8_DIR)/Makefile
    $(NVCC_GEMMUL8_ENV) $(NVCC) $(NVCC_GEMMUL8_FLAGS) -c gemmul8_openmx.cu -o $(GEMMUL8_OPENMX_OBJ)
$(GEMMUL8_LIB): $(GEMMUL8_OPENMX_OBJ)
    mkdir -p $(GEMMUL8_DIR)/lib
    ar rcs $(GEMMUL8_LIB) $(GEMMUL8_OPENMX_OBJ)

```

Verification (commit message): after `make clean`, a single `make -j16 openmx` completes in 177 s on the RTX 5080 box; a second make is a no-op; compile flags are unchanged, so the binary is unchanged. `clean` includes `fftw3-clean` and `gemmul8-clean`, so `third_party` must rebuild after `make clean`.

## 9.4 ELPA (elpa-2018.05.001)

The sources under `elpa-2018.05.001/` are **identical to the original** (the § 9.3 dependency edges live in the Makefile). The kernels remain generic CPU ones (**ELPA's GPU kernels are not used**); the only difference is the Fortran compiler (`mpiifx` → `nvfortran`). ELPA remains in active use for  $n < 1000$ , for paths that fail the GPU conditions, and — more than ever — as the **runtime fallback target when VRAM runs out** (§ 5.6).

## 9.5 Derived Makefiles

- `makefile.cpu_intel.bak` — byte-identical copy of the original makefile (the CPU/Intel configuration preserved).
- `Makefile.bunshiken` — a variant for a shared machine (modules: `nvhpc/25.9-nompi` + `openmpi/5.0.8` + `gcc-toolset/15`). NVHPC 25.9 with external OpenMPI, CUDA 13.0, g++ as the nvcc host compiler, an unpinned old GEMMu8 layout, and object names still using the pre-rename `cusolver_*.o` — **more than one generation behind** the main Makefile, and without the § 9.3 single-make fixes. Treat it as a porting example.

## 9.6 Build Procedure and Notes

1. `git clone --recursive` (submodules: `fftw3`, `GEMMu8`). Forgotten submodules are cloned or fetched automatically by `make` (§ 9.3).
2. Run `make` in `source/` (default goal `openmx`; `-j` allowed). FFTW3 fetch/overlay → configure → install, GEMMu8 fetch → compile → ar, the CUDA-kernel `nvcc` compiles, and the main compile/link all run in one invocation.
3. `make install` copies to `../work/openmx`; utilities via `make all`.

**Build notes:** (1) Changing the NVHPC version requires re-verifying the miscompilation workarounds of § 6.5. (2) The HPC-X path hard-codes a version string (`hpcx-2.25.1`); adjust on SDK updates. (3) The GEMMu8 architecture can be overridden as `make GEMMu8_GPU_ARCH=90` (default: `nvidia-smi` autodetection). (4) The original's auxiliary targets (`libopenmx_api`, `elpa_col`, ...) were removed.

## 10. Runtime Control Reference

### 10.1 Input-File Keywords

Only two input keywords were added or extended for the GPU features (everything else is tuned via environment variables).

**Input\_std.c — the addition (complete)**

```
/* "cusolver" is a deprecated alias of "gpusolver"; ... */
s_vec[0]="elpa2"; s_vec[1]="lapack"; s_vec[2]="elpa1";    s_vec[3]="gpusolver"; s_vec[4]="cusolver";
i_vec[0]=ELPA2;  i_vec[1]=0;        i_vec[2]=ELPA1;    i_vec[3]=GPUSOLVER;  i_vec[4]=-GPUSOLVER;
input_string2int("scf.eigen.lib", &scf_eigen_lib_flag, 5, s_vec,i_vec);
if (scf_eigen_lib_flag==GPUSOLVER){
    if (myid==Host_ID){
        printf("Warning: scf.eigen.lib=cusolver is deprecated; use scf.eigen.lib=gpusolver instead.\n");
    }
    scf_eigen_lib_flag = GPUSOLVER;
}
scf_eigen_lib_flag_input = scf_eigen_lib_flag;

/* use GPU? (added by H.Kawai, February 2024) */
input_int("scf.Gpu.Num", &SCF_Gpu_Num, 30);
```

| Keyword                    | Type          | Default            | Meaning                                                                                                                                                                                                                                                         |
|----------------------------|---------------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>scf.eigen.lib</code> | string choice | <code>elpa2</code> | Adds <code>gpusolver</code> (enables the whole GPU stack) to the conventional <code>elpa2</code> / <code>lapack</code> / <code>elpa1</code> . <code>cusolver</code> is a deprecated alias with a warning. Demotes automatically to ELPA2 when no GPU is present |
| <code>scf.Gpu.Num</code>   | int           | 30                 | Upper bound on GPUs used per node; currently only trims the DC-LNO GPU count (30 effectively means "use every GPU found")                                                                                                                                       |

### 10.2 Environment Variables

GPU tuning is done through environment variables (adjustable from the job script without touching the input file). Where both `OPENMX_`- and `GEMMUL8_`-prefixed names exist, the `OPENMX_` name wins. Many variables were added since the 2nd edition, so they are grouped by subsystem. **Nearly every GPU path is on by default**; the variables mainly serve to disable, to adjust memory reserves, or to force.

| Environment variable                                                      | Default | Meaning                                                                                                  |
|---------------------------------------------------------------------------|---------|----------------------------------------------------------------------------------------------------------|
| <b>GEMMUL8 (gemmul8_bridge.cu)</b>                                        |         |                                                                                                          |
| <code>(OPENMX_)GEMMUL8_DISABLE</code> / <code>_D</code> / <code>_Z</code> | off     | Disable GEMMUL8, pin to cuBLAS FP64 (all / real only / complex only)                                     |
| <code>(OPENMX_)GEMMUL8_NUM_MOD_D</code> / <code>_Z</code>                 | 15      | Number of moduli (precision); range 2–20, out-of-range resets to 15                                      |
| <code>(OPENMX_)GEMMUL8_FASTMODE_D</code> / <code>_Z</code>                | 0       | Fast scaling mode (lower accuracy)                                                                       |
| <code>(OPENMX_)GEMMUL8_MAX_WORKSPACE_PERCENT</code>                       | 30      | Workspace cap as a fraction of total VRAM (Band_DFT_NonCol setenvs 50 when unset)                        |
| <code>(OPENMX_)GEMMUL8_MIN_FREE_AFTER_MB</code>                           | 1536    | Minimum free VRAM required after workspace allocation                                                    |
| <b>Band calculations (Band_DFT_Col.c / Band_DFT_NonCol.c)</b>             |         |                                                                                                          |
| <code>OPENMX_BAND_GPU_DIAG</code>                                         | auto    | <b>1</b> = force the dense GPU path ignoring the fits verdict; <b>0</b> = always ELPA/ScaLAPACK ( § 5.6) |

| Environment variable                                                                                                                        | Default             | Meaning                                                                                                                                                                        |
|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>OPENMX_BAND_GPU_RESERVE_MB</code>                                                                                                     | max(total/10, 1536) | Raises the reserve used by the concurrency planner and the fits verdicts                                                                                                       |
| <code>OPENMX_BAND_GPU_RANK_OVERHEAD_MB</code>                                                                                               | 256                 | Runtime overhead added to the per-rank requirement model                                                                                                                       |
| <code>OPENMX_BAND_SYEVDX_NOVECTOR</code>                                                                                                    | 1                   | Solve the eigenvalues-only first pass with NOVECTOR (0 restores the old behavior)                                                                                              |
| <code>OPENMX_BAND_GPU_MAX_CONCURRENT_K</code> / <code>OPENMX_BAND_GPU_TURN_GROUP</code> / <code>OPENMX_BAND_GPU_MAX_RANKS_PER_DEVICE</code> | uncapped            | <b>Explicit caps</b> on the concurrent rank count (first found in this order). The old "initial value" meaning is gone; actual concurrency always comes from the adaptive scan |
| <code>OPENMX_GPUSOLVER_SERIAL_GPU_TURNS</code>                                                                                              | 1                   | GPU-turn serialization of the all_knum==1 path (0 = concurrent submission)                                                                                                     |
| <code>OPENMX_BAND_GPU_PERSISTENT</code> / <code>_MIN_FREE_MB</code>                                                                         | 0 / 2048            | Device-buffer persistence across SCF iterations (not recommended on shared GPUs)                                                                                               |
| <code>OPENMX_BAND_GEMMUL8_TURN_RELEASE</code>                                                                                               | 1                   | Per-turn GEMMUL8 workspace release (0 keeps them)                                                                                                                              |
| <code>OPENMX_BAND_PROFILE</code>                                                                                                            | 0                   | Performance counters (also gates the Set_Hamiltonian SETHPROF lines)                                                                                                           |
| <b>Cluster calculations (Cluster_DFT_Col.c / Cluster_DFT_NonCol.c)</b>                                                                      |                     |                                                                                                                                                                                |
| <code>OPENMX_CLUSTER_GPU_DIAG</code>                                                                                                        | auto                | <b>1</b> = force the GPU even if the reservation fails (then aborts with a diagnostic); <b>0</b> = always ELPA ( § 5.6)                                                        |
| <code>OPENMX_CLUSTER_GPU_DIAG_RESERVE_MB</code>                                                                                             | 1024                | Free VRAM required to remain after the reservation probe                                                                                                                       |
| <code>OPENMX_CLUSTER_GPU_DIAG_SERIAL</code>                                                                                                 | 1                   | Serialized mode when both spin owners cannot fit (0 = disable, 2 = force serial)                                                                                               |
| <code>OPENMX_CLUSTER_GPU_DM</code>                                                                                                          | 1                   | GPU accumulation of DM/EDM (0 = CPU loop)                                                                                                                                      |
| <code>OPENMX_CLUSTER_GEMMUL8_TURN_RELEASE</code>                                                                                            | 1                   | Per-solve GEMMUL8 workspace release (inherits the BAND setting when unset)                                                                                                     |
| <b>DC method (Divide_Conquer.c)</b>                                                                                                         |                     |                                                                                                                                                                                |
| <code>OPENMX_DC_GPU_THRESHOLD</code>                                                                                                        | 1000                | Minimum local cluster dimension for the GPU                                                                                                                                    |
| <code>OPENMX_DC_GPU_S_CACHE</code> / <code>_RESERVE_MB</code>                                                                               | 1 / 4096            | Device-resident S12 cache and its budget reserve                                                                                                                               |
| <code>(OPENMX_)GPUSOLVER_MIN_FREE_AFTER_MB</code>                                                                                           | 1536                | Minimum free VRAM after eigensolver allocations (preflight)                                                                                                                    |
| <code>OPENMX_CUBLAS_MIN_FREE_AFTER_MB</code>                                                                                                | —                   | Same for cuBLAS                                                                                                                                                                |
| <b>DC-LNO method (Divide_Conquer_LNO.c)</b>                                                                                                 |                     |                                                                                                                                                                                |
| <code>OPENMX_DCLNO_GPU_THRESHOLD</code>                                                                                                     | 800                 | Minimum local dimension for the GPU (collinear and noncollinear)                                                                                                               |
| <code>OPENMX_DCLNO_GPU_TURN_RELEASE</code>                                                                                                  | 1                   | End-of-phase release of solver buffers + GEMMUL8 (inherits the BAND setting when unset)                                                                                        |
| <b>Krylov method (Krylov.c)</b>                                                                                                             |                     |                                                                                                                                                                                |
| <code>OPENMX_KRYLOV_GPU_FUSED</code>                                                                                                        | 1                   | Fused per-atom pipeline (0 = per-call sequence)                                                                                                                                |
| <code>OPENMX_KRYLOV_GPU_KU_CACHE</code> / <code>_KU_RESERVE_MB</code>                                                                       | 1 / 4096            | Device-resident Krylov basis cache and its budget reserve                                                                                                                      |
| <code>OPENMX_KRYLOV_GPU_DGEMM_MIN_FLOPS</code>                                                                                              | $5 \times 10^7$     | Minimum $m \cdot n \cdot k$ for dispatching a GEMM to the GPU                                                                                                                  |
| <code>OPENMX_KRYLOV_GPU_EIGEN_MIN</code>                                                                                                    | 1000                | Minimum dimension for the device eigensolve (lowering this can speed some systems up considerably; § 7.6)                                                                      |
| <code>OPENMX_KRYLOV_GPU_PROFILE</code>                                                                                                      | 0                   | Fused-path breakdown (KRYFUSE lines)                                                                                                                                           |
| <b>Set_Hamiltonian (Set_Hamiltonian.c / set_hamiltonian_gpu.cu)</b>                                                                         |                     |                                                                                                                                                                                |
| <code>OPENMX_SETHAM_MATRIX_GPU</code>                                                                                                       | 1                   | GPU execution of the dVH+Vxc+VNA grid integrals (0 = CPU)                                                                                                                      |

| Environment variable                                                             | Default                  | Meaning                                                                                                                                                       |
|----------------------------------------------------------------------------------|--------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>OPENMX_SETHAM_CUDA_KERNEL</code>                                           | 1                        | The dedicated CUDA kernel (0 = OpenACC kernel only; numerically identical)                                                                                    |
| <code>OPENMX_SETHAM_GPU_RESIDENT</code> / <code>_FLOOR_MB</code>                 | 1 / 4096 or 16384        | Device residency of the SCF-invariant tables and the floor left free afterwards (default depends on whether a diagonalization need has been published; § 7.7) |
| <code>OPENMX_SETHAM_GPU_MAX_RANKS_PER_DEVICE</code>                              | uncapped                 | Explicit cap on ranks per wave                                                                                                                                |
| <code>OPENMX_SETHAM_GPU_SERIAL_WAVES</code>                                      | 0                        | 1 = run all waves on the GPU serially (default: wave 1 on GPU with remaining ranks on CPU concurrently)                                                       |
| <code>OPENMX_SETHAM_GPU_RESERVE_MB</code> / <code>_RANK_OVERHEAD_MB</code>       | max(total/10,1536) / 512 | Reserve and per-rank overhead estimate                                                                                                                        |
| <code>OPENMX_SETHAM_GPU_KOWNER_ONLY</code>                                       | 0                        | 1 restores the old k-owner-only GPU execution                                                                                                                 |
| <code>OPENMX_SETHAM_BASE_GPU</code>                                              | 0                        | GPU execution of the base combination of H (CPU is faster in practice)                                                                                        |
| <code>OPENMX_SETHAM_GPU_TEST_NEED_MB</code> / <code>_FROM_CALL</code>            | —                        | Test hook injecting a fake phase need                                                                                                                         |
| <b>Other matrix-element construction</b>                                         |                          |                                                                                                                                                               |
| <code>OPENMX_SETNL_OPENACC</code>                                                | 1                        | The Set_Nonlocal GPU batch (0 = CPU path)                                                                                                                     |
| <code>OPENMX_SETPRO_GPU</code>                                                   | 1                        | The three Set_ProExpn_VNA batches (0 = CPU)                                                                                                                   |
| <code>OPENMX_OLPKIN_RADIAL_GPU</code>                                            | 0                        | GPU radial integrals in Set_OLP_Kin (single thread required; usually slower — transfer-bound)                                                                 |
| <b>Density grid (Set_Density_Grid_GPU.c)</b>                                     |                          |                                                                                                                                                               |
| <code>OPENMX_DENSITY_GRID_GPU</code> (alias <code>OPENMX_SETDENSITY_GPU</code> ) | 1                        | Master gate for the density-grid GPU code                                                                                                                     |
| <code>OPENMX_DENSITY_GRID_GPU_LOCAL</code>                                       | 1                        | Distributed quadrature mode: 0=off, 1=only when the shared tables are resident, 2=always                                                                      |
| <code>OPENMX_DENSITY_GRID_GPU_RESERVE_MB</code> / <code>_PERSISTENT</code>       | 256 / 0                  | Owner-service reserve and post-computation device persistence                                                                                                 |
| <b>Total energy and forces (Total_Energy.c / Force.c)</b>                        |                          |                                                                                                                                                               |
| <code>OPENMX_TOTALENERGY_GPU</code>                                              | 1                        | Master gate for the total-energy device kernels (including NC)                                                                                                |
| <code>OPENMX_FORCE_GPU</code>                                                    | 1                        | Parent gate for all force GPU paths (collective)                                                                                                              |
| <code>OPENMX_FORCE3_GPU</code> / <code>OPENMX_FORCE3_GPU_DORB</code>             | 1 / 1                    | Force3 GPU trace / on-device dOrbitals recomputation                                                                                                          |
| <code>OPENMX_FORCE4B_GPU</code> / <code>OPENMX_FORCE4B_FUSED</code>              | 1 / 1                    | Force4B GPU batch / the fused CPU trace (also a prerequisite of the GPU batch)                                                                                |
| <code>OPENMX_FORCEHNL_GPU</code>                                                 | 1                        | Force_HNL GPU batch                                                                                                                                           |
| <code>OPENMX_FORCE_PROFILE</code>                                                | 0                        | [Force profile] lines (per-stage max/avg seconds)                                                                                                             |
| <b>Charge/DM mixing (Mixing_H.c etc.)</b>                                        |                          |                                                                                                                                                               |
| <code>OPENMX_MIX_FAST</code>                                                     | 1                        | CPU fast paths of RMM-DIIS/DIISK/DIISV/GR-Pulay/Kerker (0 = legacy)                                                                                           |
| <code>OPENMX_MIXH_GPU</code>                                                     | auto                     | RMM-DIISH tier selection: unset=auto, 0=legacy, 1=force GPU tier, 2=force incremental CPU tier                                                                |
| <code>OPENMX_MIXH_GPU_RESERVE_MB</code> / <code>_VERBOSE</code>                  | max(total/10,1536) / 0   | GPU-tier reserve / print the tier decision                                                                                                                    |

Table 10-1: GPU-related environment variables by subsystem



## 10.3 GPU Diagnostic Lines on stdout

Commit `30148e1e` and friends made it possible to read off which stages ran on the GPU. Representative lines (printed by Host\_ID or each device's lead rank):

- Stage banners: `<Set_Hamiltonian> Hamiltonian matrix for VNA+dVH+Vxc (GPU-accelerated)...`, `<MD=...> Calculation of the VNA projector matrix (GPU-accelerated)`, `Force calculation #2 (GPU reduction) / #3 (GPU-accelerated) / #4 (GPU-accelerated) / #5 (GPU reduction)`, `Force calculation #6/#7 (GPU-accelerated) (Total_Energy side)`, `<Set_Density_Grid> distributed GPU quadrature: every rank integrates its own atoms`
- Concurrency decisions (printed only on change): `<Band_DFT_Col> GPU device 0: 8 k-owner rank(s), GPU concurrency=3, turn group=3, per-rank=1.9 GiB, peak=5.7 GiB, free=7.4 GiB, reserve=1.5 GiB (NonCol adds the mode name; Set_Hamiltonian says "Hamiltonian rank(s))"`
- Cache admissions: `<DC> GPU S-cache: rank 0 keeps 12 of 16 cluster overlaps on the device (812.5 MiB)`, `<Krylov> GPU KU-cache: ...`, `<Set_Hamiltonian> GPU resident cache: ...`
- Fallback notices (once, or once per node): `Falling back to the ELPA/ScaLAPACK diagonalization...` (§ 5.6), `Force4B GPU: not enough free device memory; CPU fallback.`, `<Mixing_H> The RMM-DIISH residual history ... does not fit on the GPU ...`, and `GEMMu8's workspace fallback (stderr)`

**How to read them:** when a run that "should be on the GPU" is slow, check these lines first. The three classic cases: (a) an ELPA-fallback line means diagonalization dropped to the CPU for lack of VRAM; (b) a GEMMu8 workspace-fallback line means the GEMMs dropped to FP64; (c) concurrency=1 means the sharing ranks were serialized.

## 10.4 Tuning Guidelines

1. **Run with the defaults first** — they are tuned for "a 16 GB-class GPU shared by many ranks", and concurrency, residency, and fallbacks are all automatic. Unlike in the 2nd edition, manually setting concurrency via environment variables is normally unnecessary.
2. **Check the stdout/stderr diagnostics** (§ 10.3) — always the starting point.
3. **With plenty of VRAM (exclusive GPU)** — `OPENMX_BAND_GPU_PERSISTENT=1`, `OPENMX_GPUSOLVER_SERIAL_GPU_TURNS=0`, and `OPENMX_*_GEMMu8_TURN_RELEASE=0` can reduce transfers and reallocations. On Krylov runs, lowering `OPENMX_KRYLOV_GPU_EIGEN_MIN` moves the diagonalization onto the device (measured 117.5 s → 78.8 s; § 7.6).
4. **When VRAM is tight** — reducing the rank count helps most; then raise the `*_RESERVE_MB` knobs to avoid GEMMu8 fallbacks, or disable residency with `OPENMX_SETHAM_GPU_RESIDENT=0`.
5. **For maximum reproducibility** — pin the GEMMs to FP64 with `OPENMX_GEMMu8_DISABLE=1` (§ 4.8); to also freeze the GPU↔ELPA choice, set `OPENMX_BAND_GPU_DIAG` / `OPENMX_CLUSTER_GPU_DIAG` explicitly.
6. **Bisecting problems** — every subsystem has its own gate (`OPENMX_SETHAM_MATRIX_GPU=0`, `OPENMX_FORCE_GPU=0`, `OPENMX_MIX_FAST=0`, ...), and every fast path preserves the legacy code, so a suspected GPU issue can be bisected gate by gate.

## 11. Summary of Constraints and Caveats

### 11.1 Build and Runtime Environment Assumptions

- **This tree cannot be built CPU-only** (CUDA headers included unconditionally). For a CPU build use the original sources or `makefile.cpu_intel.bak`.
- NVHPC 26.3 + CUDA 13.1 are the defaults. Re-verify the miscompilation workarounds of § 6.5 whenever the version changes.
- GEMMu8 requires INT8 Tensor Cores and is a single-architecture build — rebuild for a different GPU generation.
- GPU runs are expected to use MPI only (one OpenMP thread). The `Set_OLP_Kin` GPU path explicitly requires `Nthrds==1`; some mixing fast paths (batched Gram) match the legacy summation order only with one thread.

### 11.2 Memory-Planning Rules of Thumb

- Per-rank VRAM demand for a band run of dimension  $n$ : 3 complex dense matrices of  $16n^2$  bytes + the `syevdx` workspace (use the real `_bufferSize` figure; roughly  $4n^2$  complex elements) + the GEMMu8 workspace (~1 GiB; complex  $\approx 3 \times$  real) + 256 MiB overhead — exactly the model implemented by `BandCoL_GpuTurnRequiredBytes`.
- On a shared GPU, "concurrent ranks  $\times$  the above" must fit in free VRAM, but **every path now shrinks, serializes, or falls back to ELPA automatically**; an oversubscribed configuration degrades performance instead of hanging or aborting. The 2nd edition's caveat that the cluster root-dense and DC-LNO paths lacked automatic throttling is obsolete.
- Watch host memory too: the `Set_Hamiltonian` / density-grid shared tables are multi-GiB, and the Ready probe exists precisely to keep CPU-executing ranks from building them; per-rank host workspaces (mixing history, cluster scratch) scale with the rank count.

### 11.3 Numerical Reproducibility

- **What can break bitwise reproducibility:** (1) the memory-driven GEMMu8  $\rightleftharpoons$  cuBLAS FP64 switch; (2) the runtime GPU  $\rightleftharpoons$  ELPA fallback (verdicts are sticky within an SCF cycle but depend on the memory situation of the run); (3) `acc_atomic` scatter-adds (nondeterministic order); (4) the per-path small-eigenvalue treatment of  $S$ ; (5) GEMMu8 environment settings (`num_moduli` / `fastmode`).
- **What preserves it:** `loop_seq` reductions in DM builds and grid traces; force batches reproducing the CPU down to the float-multiply $\rightarrow$ double-add cast; pointer-rotated mixing histories (bitwise equivalence); `cublasDgeam` transposes (pure data movement); GEMMu8's own bitwise reproducibility; the bit-pattern-keyed Bessel cache. Most GPU commits used "Uele/forces bit-identical to the CPU" as their acceptance test.
- For validation runs, pin the conditions: `OPENMX_GEMMU8_DISABLE=1`, ample VRAM, and if needed explicit `OPENMX*_GPU_DIAG` settings.

### 11.4 Hangs and Aborts

- `wait_cudafunc` loops forever on a permanent error (§ 3.6). However, the "permanently out of VRAM" cases have moved to bounded retries plus fallbacks (the `TryDeviceMalloc` helpers, the 180 s cap of

`Force_gpu_arena_wait`), so silent freezes are far rarer; the force stages contain no allocation that can abort at all (§ 7.11).

- Behavior on eigensolver failure differs per path — abort / CPU fallback / pass-through (Table 5-2).
- The fits verdicts, wave planning, and mixing preflight perform MPI collectives internally, so **all ranks must reach them the same number of times**; skipping them on a subset of ranks deadlocks (§ 5.9).
- The collective device-assignment helpers must be called by all ranks together.
- The `cudaGetLastError()` per-thread latch may contain leftovers of recovered failures; follow the pop-before-launch etiquette when adding kernel checks (§ 3.6, § 7.7).

## 11.5 Porting to AMD and Other Vendors

- The gpusolver naming is ready, but there is no mechanized switch. The cuSOLVER dependencies are concentrated in `gpuserver_Syevd(x).c` and the per-solver resident contexts (direct Xsyevdx calls).
- The cuBLAS dependencies are Ddgmm/Zdgmm, Dgeam/Zgeam, and the GEMMu8 bridge (internal INT8 GEMMs and the fallback GEMM). GEMMu8 upstream has a HIP/ROCm backend, but this integration instantiates the CUDA path only.
- OpenACC is NVHPC-specific (an AMD port would move to OpenMP target offload or similar). Also check: the OpenACC pool control via `acc_clear_freelists()` (§ 6.3), sharing detection via GPU UUIDs, and `wait_cudafunc`'s "return value 0 = success" assumption.

## 11.6 Non-GPU Behavioral Differences from the Original

- The two OpenMP heap-corruption bugs are fixed (§ 8.1) — bugs that exist in the original.
- The soft stack limit is raised automatically at startup (§ 8.2).
- runtest's detection and execution are stricter (§ 8.3).
- The version string is "4.0 GPU".

## 11.7 Dormant and Preparatory Code (to Avoid Misreading)

| Code                                                                                          | Status and role                                                                                                                                                         |
|-----------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>gpuserver_Syevd</code> (the Xsyevd variant)                                             | Zero callers (unified onto Syevdx); still carries the old "global rank % device count" assignment                                                                       |
| <code>LU_Zinverse_GPU</code>                                                                  | Implemented, call commented out; groundwork for GPU NEGF surface Green's functions (§ 5.8)                                                                              |
| GEMMu8 helpers in the DMmu/CWF/LNO files, <code>BandCol_GpuSolver_Zgemm_OpenACC</code> , etc. | Defined only (groundwork for future GEMM offloads). <code>my_cublasDgemm/Zgemm</code> are deleted; <code>openmx_cuda_kernels.cu</code> is removed from the tree (§ 6.4) |
| The DC-LNO GPU proxy machinery                                                                | Preserved behind <code>DCLNO_ENABLE_SHARED_GPU_PROXY 0</code> (experimental)                                                                                            |
| <code>use_force4b_openacc = 0</code> (Force.c)                                                | Permanent disable constant of the old Force4B OpenACC path (the live paths are the GPU batch and the fused CPU trace)                                                   |
| <code>OutData_Binary.o</code> / the <code>getDeviceCount()</code> declaration                 | Dead link / dead declaration                                                                                                                                            |
| The <code>OPENMX_SETHAM_GPU_TEST_NEED_MB</code> hooks                                         | Test-only (phase-need injection); not for production                                                                                                                    |

Table 11-1: Dormant and preparatory code

## Appendix A. Changed Files (47 files)

+n/-m are raw diff line counts against the original OpenMX 4.0 sources (as of 2026-07-23). Wholly re-indented files show raw counts larger than their substantive change. Categories: **GPU** = GPU offloading, **OMP** = OpenMP fix, **FIX** = bug fix / hardening, **OPT** = CPU optimization, **BLD** = build, **MISC** = other.

| File                 | +n/-m           | Cat.    | Summary                                                                                                                                                                       |
|----------------------|-----------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Force.c              | +15,123/-11,241 | GPU     | GPU offloading of forces #2/#3/#4/#4B/#5/HNL (fused traces, chunked batches, on-device dOrbitals, arenas + peer waiting). Part of the raw count is whole-file re-indentation  |
| Divide_Conquer.c     | +4,816/-3,038   | GPU     | DC on GPU: per-atom Xsyevdx, GEMMu8→cuBLAS→CPU GEMM cascade, device-resident S12 cache, cublasDgeam transposes, sticky disable                                                |
| Band_DFT_Col.c       | +4,724/-2,544   | GPU     | Full GPU offload of the collinear band path: dense-construction cache, Xsyevdx (NOVECTOR first pass), GEMMu8 congruence transform, adaptive concurrency, ELPA fallback        |
| Band_DFT_NonCol.c    | +3,582/-88      | GPU     | Noncollinear band on GPU: OpenACC-resident root-dense path, stage-specific (ev/vec/DM) adaptive concurrency, ELPA fallback                                                    |
| Set_Hamiltonian.c    | +2,972/-1,149   | GPU     | dVH+Vxc+VNA grid integrals on GPU (default on): adaptive wave scheduling, SCF-invariant cache, on-device Vpot gather, resident cache with need-yielding, packed H/S cache API |
| Cluster_DFT_NonCol.c | +2,424/-218     | GPU     | Root-dense diagonalization on a single arena, GEMMu8 × 12, cross-iteration caches for S/Ss2/index/handle/workspace, eigenvector residency/demotion, ELPA fallback             |
| Divide_Conquer_LNO.c | +2,315/-1,896   | GPU     | Direct per-rank dispatch (collinear) plus GPU noncollinear cluster solves (spin-doubling transform + Zgemv × 3); group-aggregate memory test                                  |
| Set_ProExpn_VNA.c    | +2,029/-0       | GPU     | Three GPU batches: DS_VNA construction, HVNA traces, VNA2/3 (device Bessel recurrences; host-tabulated Gaunt/transforms)                                                      |
| Set_Nonlocal.c       | +1,738/-305     | GPU/FIX | Batched GPU nonlocal-projector integrals (device-generated Bessel tables + Gaunt pre-tabulation) + heap-based array hardening                                                 |
| Cluster_DFT_Col.c    | +1,534/-90      | GPU     | Root-dense GPU diagonalization, real-reservation probe + ELPA fallback, two-spin serialization, GPU DM/EDM accumulation, device-resident eigenvectors                         |
| Mixing_H.c           | +1,350/-0       | GPU     | Two-tier RMM-DIISH fast path (GPU-resident Gram / incremental CPU)                                                                                                            |
| Krylov.c             | +840/-24        | GPU     | Fused per-atom projected-solve pipeline (3 GEMMs + Xsyevd in one device visit), KU cache, per-thread workspaces                                                               |
| Set_OLP_Kin.c        | +528/-180       | GPU/OPT | OpenACC radial integrals (opt-in) + bit-exact Bessel table cache                                                                                                              |
| Total_Energy.c       | +367/-123       | GPU/OMP | Calls into the GPU reductions for the EH0 two-center batch, EXC/EH1, dipole, CWF-Dc, and the Exc0 fine mesh (NC included) + the OpenMP private fix                            |
| DIIS_Mixing_DM.c     | +265/-2         | OPT     | Batched Gram for RMM-DIIS (one sweep + one Allreduce) + pointer-rotated residual history                                                                                      |
| Mixing_V.c           | +246/-53        | OPT     | Incremental Gram for RMM-DIISV; faster Kerker (VKS) shifts                                                                                                                    |
| DFT.c                | +235/-4         | GPU     | GPU device init, Set_Hamiltonian work-rank selection, the pre-force bulk GPU-cache release hooks, the VNA banner, NonCol eigenvector scatter                                  |

| File                                              | +n/-m           | Cat.     | Summary                                                                                                                                             |
|---------------------------------------------------|-----------------|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| DIIS_Mixing_Rhok.c                                | +228/-44        | OPT      | Incremental Gram for RMM-DIISK (new residual row only via dgemv + one short Allreduce)                                                              |
| GR_Pulay_DM.c                                     | +204/-2         | OPT      | Batched Gram + fused mixing sweep for GR-Pulay                                                                                                      |
| Eigen_lapack.c                                    | +143/-8         | GPU      | Branch to gpusolver_Syevdx at $n \geq 1000$ plus an OpenACC-direct entry; 20+ callers benefit automatically                                         |
| openmx_common.h                                   | +142/-1         | GPU/MISC | CUDA headers, GPUSOLVER enum, wait_cudafunc (with latch cleanup), GPU prototypes, the SetHamiltonianMETables type, include guard, Version "4.0 GPU" |
| Lapack_LU_inverse.c                               | +134/-4         | GPU      | LU_Zinverse_GPU via cublasZgetrf/ZgetriBatched (call commented out = dormant)                                                                       |
| EigenBand_lapack.c                                | +112/-3         | GPU      | Complex variant: gpusolver_zheevx branch, Eigen_HH fallback                                                                                         |
| 11<br>DMmu/CWF/LNO/polarization<br>files (§ 7.13) | +27 to +76 each | GPU      | The stereotyped GPUSOLVER branch before the ELPA2 branch (Dsyevx/Zheevx via dense_utils)                                                            |
| Kerker_Mixing_Rhok.c                              | +62/-10         | OPT      | Faster Rhok history shifts (rotation + memmove)                                                                                                     |
| openmx_common.c                                   | +60/-0          | GPU      | The GPU phase-need registry (OpenMX_GpuPhaseNeed_*)                                                                                                 |
| Set_Density_Grid.c                                | +40/-5          | GPU      | The three-stage dispatch: distributed GPU quadrature → one-rank GPU service → CPU                                                                   |
| Free_Arrays.c                                     | +28/-17         | GPU/FIX  | GPU-cache invalidation + GEMMu8 workspace release at exit + NULL after free                                                                         |
| truncation.c                                      | +23/-13         | FIX/GPU  | NULL after freeing VNA/VEF grids + GPU-cache invalidation hooks                                                                                     |
| Runtest.c                                         | +19/-7          | FIX      | Strict .dat detection; stale .out removal before each test                                                                                          |
| openmx.c                                          | +16/-0          | FIX      | Raise_Stack_Limit() (automatic stack-limit raise)                                                                                                   |
| Input_std.c                                       | +15/-3          | GPU      | gpusolver added to scf.eigen.lib (cusolver deprecated alias); scf.Gpu.Num                                                                           |
| Spherical_Bessel.c                                | +12/-24         | OPT      | Per-call malloc/free removed from the hot path                                                                                                      |
| tran_prototypes.h                                 | +10/-0          | GPU      | CUDA_CHECK macro                                                                                                                                    |
| Set_Orbitals_Grid.c                               | +8/-3           | GPU      | GPU-cache invalidation hooks on orbital-grid rebuilds                                                                                               |
| Stress.c                                          | +1/-1           | OMP      | Adds i to the OpenMP private list (heap-corruption fix)                                                                                             |
| mpao.c                                            | +1/-0           | MISC     | One include line (outside the build)                                                                                                                |
| makefile → Makefile                               | full rewrite    | BLD      | From Intel oneAPI+MKL to NVHPC+CUDA+in-tree FFTW+GEMMu8 (Chapter 9); single-make pristine-tree builds                                               |

Notes: the deleted sources are `my_cublasDgemm.c` / `my_cublasZgemm.c` (dormant wrappers). The sources under `elpa-2018.05.001/` are identical (only Makefile dependency edges were added). `Set_ProExpn_VNA.c` — "no diff against the original" in the 2nd edition — plus the six mixing files and the density grid were newly modified by the 40 commits leading to this edition.

## Appendix B. Newly Added Files

### B.1 New Sources (14 files, about 4,000 lines)

| File                                                      | Lines | Role                                                                                                                                           |
|-----------------------------------------------------------|-------|------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>Set_Density_Grid_GPU.c</code>                       | 1,366 | Density grid on GPU (one-rank GPU service + distributed GPU quadrature)                                                                        |
| <code>Total_Energy_GPU.c</code>                           | 1,064 | OpenACC kernels for the total energy (EXC/EH1, dipole, CWF-Dc, EH0 batch, Exc0 fine-mesh batch); a separate TU because of the -acc split build |
| <code>gpusolver_Syevdx.c</code>                           | 516   | cusolverDnXsyevdx partial-eigensolver wrappers (real/complex × host/OpenACC/cached — five variants); the workhorse of GPU diagonalization      |
| <code>gemmul8_bridge.cu</code>                            | 419   | GEMMu8 bridge: workspace cache, size-query API, env-var control, cuBLAS fallback                                                               |
| <code>set_hamiltonian_gpu.cu</code>                       | 194   | Shared-memory-tiled CUDA kernel for the Set_Hamiltonian grid integrals (stale-error tolerant)                                                  |
| <code>gpusolver_Syevd.c</code>                            | 131   | cusolverDnXsyevd wrapper (from the NVIDIA CUDA Library Samples); currently unused                                                              |
| <code>openmx_gpusolver_dense_utils.h</code>               | 79    | Shared dense-diagonalization dispatch helpers (0/1-based conversion + MPI_Abort on failure); used by 11 files                                  |
| <code>gemmul8_openmx.cu</code>                            | 67    | Single-TU explicit instantiation of the GEMMu8 templates (4 symbols)                                                                           |
| <code>set_cuda_default_device_from_local_rank.c/.h</code> | 73+9  | Round-robin CUDA device assignment by intra-node local rank                                                                                    |
| <code>set_openacc_device_from_local_rank.c/.h</code>      | 79+12 | The OpenACC twin (acc_set_device_num)                                                                                                          |
| <code>LU_Zinverse_GPU.h</code>                            | 9     | Declaration of the GPU complex LU inverse (dormant)                                                                                            |

Notes: the former generic wrappers `my_cublasDgemm.c` / `my_cublasZgemm.c` were deleted (§ 3.5); the unwired kernel collection `openmx_cuda_kernels.cu/.h` from the 2nd edition is gone from the tree (§ 6.4).

### B.2 Build and Documentation Files

| File                                              | Role                                                                                                                                                                                                                     |
|---------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <code>Makefile</code> (1,377 lines)               | The new build system, with commented configuration examples for several supercomputers. NVHPC 26.3 + CUDA 13.1 defaults. A single make (-j allowed) from a pristine tree builds everything including third_party (§ 9.3) |
| <code>Makefile.bunshiken</code> (1,366 lines)     | Variant for a shared machine (NVHPC 25.9-nompi + OpenMPI 5.0.8 + gcc-toolset-15); more than a generation old                                                                                                             |
| <code>makefile.cpu_intel.bak</code> (1,383 lines) | Byte-identical backup of the original makefile (Intel CPU configuration)                                                                                                                                                 |
| <code>third_party/</code>                         | GEMMu8 (submodule, pinned to 884a287), fftw3 (submodule, tag fftw-3.3.11), fftw-3.3.11.tar.gz (codelet overlay). All fetched automatically by make when missing                                                          |
| <code>doc/</code>                                 | This guide (Japanese/English, HTML/PDF)                                                                                                                                                                                  |



## Appendix C. Development History (all 91 commits)

| #  | Hash     | Title (verbatim)                                                               |
|----|----------|--------------------------------------------------------------------------------|
| 1  | 0cf2acbc | Initial commit                                                                 |
| 2  | 60b6aa1e | Performed GPU acceleration                                                     |
| 3  | 2f94ca06 | Performed GPU acceleration on Divide_Conquer_LNO.c                             |
| 4  | e3fc656e | Optimized Band_DFT_NonCol.c                                                    |
| 5  | 24e8b34f | Optimized Cluster_DFT_Col.c                                                    |
| 6  | 33e9459b | Optimized Cluster_DFT_Col.c                                                    |
| 7  | 82579d12 | Bug fix                                                                        |
| 8  | 33a07450 | Fixed bugs in Band_DFT_Col.c and Cluster_DFT_Col.c                             |
| 9  | b4221bba | Fixed a bug in runtestL                                                        |
| 10 | 18d92700 | Bug fix                                                                        |
| 11 | 563f69bd | Add files that were not included in the commit                                 |
| 12 | 1b020264 | Optimized Band_DFT_Col.c and Band_DFT_NonCol.c                                 |
| 13 | f4041307 | Optimized Set_Hamiltonian.c                                                    |
| 14 | 9f1633da | Optimized Set_OLP_Kin.c                                                        |
| 15 | d6b463a8 | Explicitly indicate that the generation of overlap matrices is GPU-accelerated |
| 16 | 5383544b | Optimized Total_Energy.c                                                       |
| 17 | c9e111ea | Optimized Set_ProExpn_VNA.c                                                    |
| 18 | 8162b8ec | Optimized Set_ProExpn_VNA.c and Total_Energy.c                                 |
| 19 | 91416fb1 | Bug fix                                                                        |
| 20 | 24a113a9 | Add files that were not included in the commit                                 |
| 21 | 87ea7062 | Bug fix                                                                        |
| 22 | faf76fa2 | Bug fix                                                                        |
| 23 | a8224724 | Add .gitignore for build artifacts and runtime output                          |
| 24 | d3c45cb3 | Optimized Bnad_DFT_NonCol.c                                                    |
| 25 | db7b9327 | Add files that were not included in the commit                                 |
| 26 | a61f24b3 | Bug fix                                                                        |
| 27 | d6d19f99 | Add README.md                                                                  |
| 28 | a91f920f | Bug fix                                                                        |
| 29 | 88b135f4 | Optimized Krylov.c                                                             |
| 30 | 34cf8bc1 | Optimized Divide_Conquer_LNO.c                                                 |
| 31 | 685a2bc9 | Reverted Set_ProExpn_VNA.c to the CPU version                                  |
| 32 | 2aa31a43 | Add files that were not included in the commit                                 |
| 33 | d3effce1 | Bug fix of Divide_Conquer.c                                                    |
| 34 | 34b52269 | GPU acceleration for paths where all_knum !=1 in Band_DFT_Col.c                |
| 35 | 75ef67c7 | GPU acceleration for paths where all_knum !=1 in Band_DFT_NonCol.c             |
| 36 | 1e0c777e | Remove runtest.result from Git                                                 |

| #  | Hash     | Title (verbatim)                                                                 |
|----|----------|----------------------------------------------------------------------------------|
| 37 | c8c1e3e1 | Modify the Makefile                                                              |
| 38 | cb4d348d | Now compatible with the latest GEMMu8                                            |
| 39 | d451eeb8 | Fixed OpenMP bugs in Total_Energy.c and Stress.c                                 |
| 40 | 2302f965 | The name has been changed from CuSOLVER to GPUSOLVER                             |
| 41 | d5b897fd | Band_DFT_Col: serialize GPU turns in pairs and release GEMMu8 workspace per turn |
| 42 | 788acb4c | Delete unnecessary files, such as the MAGMA library                              |
| 43 | d8219384 | Rename the identifier from cusolver to gpusolver                                 |
| 44 | 8647a5ed | Set large2_example and Large3_example to be processed on the GPU.                |
| 45 | f508a2a6 | Enable direct GPUSOLVER dispatch for DC-LNO                                      |
| 46 | 3545a9d5 | Edit README.md                                                                   |
| 47 | ca3d97c2 | Edit README.md                                                                   |
| 48 | 43e30c65 | Limit band GPU solver concurrency adaptively                                     |
| 49 | 66ce1e62 | Use GEMMu8 for remaining GPU GEMM paths                                          |
| 50 | a7f8cba6 | Remove obsolete cuBLAS wrapper files                                             |
| 51 | 8c7801fa | Limit band GPU k-turn concurrency                                                |
| 52 | 64da9a3d | Add Implementation Manual                                                        |
| 53 | bff93d08 | Add single-rank GPU density grid service                                         |
| 54 | 95fa51ed | Accelerate Hamiltonian construction with adaptive GPU scheduling                 |
| 55 | fe68cca6 | Accelerate force evaluation with fused contractions                              |
| 56 | 58ea6471 | Adapt band GPU k-turn concurrency to device memory                               |
| 57 | 7c414f91 | Adapt non-collinear band GPU concurrency to device memory                        |
| 58 | 75fc30d3 | Accumulate cluster density matrix on the GPU                                     |
| 59 | a9b6fa31 | Trim per-iteration GPU overhead in noncollinear cluster path                     |
| 60 | d62cac60 | Run noncollinear DC-LNO cluster solves on the GPU                                |
| 61 | f5de630e | Cut per-iteration overhead in the noncollinear cluster GPU path                  |
| 62 | 527ed524 | Keep collinear cluster eigenvectors on the GPU for the DM step                   |
| 63 | 211f0684 | Batch the nonlocal-projector integrals on the GPU in Set_Nonlocal.c              |
| 64 | 6b84a1f9 | Start the Set_Hamiltonian GPU wave at the full device-sharing rank count         |
| 65 | 48921b36 | Start the Band_DFT_Col k-point wave at the full device-sharing rank count        |
| 66 | 99f4014b | Start the Band_DFT_NonCol k-point wave at the full device-sharing rank count     |
| 67 | 697383e6 | Run the Force3 grid trace on the GPU                                             |
| 68 | 7d38382d | Batch the Force4B and Force_HNL traces on the GPU, move dOrbitals on device      |
| 69 | 19b9b69c | Run the Total_Energy device kernels in the NC case, batch the Exc0 mesh          |
| 70 | 77d2a22c | Batch the Set_ProExpn_VNA construction and traces on the GPU                     |
| 71 | 28361f7e | Reuse fixed-size device buffers across Force3 trace chunks                       |
| 72 | 80a3a8f7 | Drop the one-rank GPU service cache diagnostic line                              |
| 73 | b569f272 | Print the GPU-fallback notice once per node, not once per rank                   |
| 74 | 098adddc | Fixed a bug in Force.c                                                           |

| #  | Hash     | Title (verbatim)                                                                                |
|----|----------|-------------------------------------------------------------------------------------------------|
| 75 | bff0af37 | Reduce Set_Hamiltonian GPU staging with on-device Vpot gather and a resident cache              |
| 76 | 69dde552 | Make the Set_Hamiltonian resident cache yield to published GPU-phase needs                      |
| 77 | 30148e1e | Label the GPU-accelerated VNA projector and force stages on stdout                              |
| 78 | d14ef297 | Add a distributed GPU quadrature to Set_Density_Grid                                            |
| 79 | 6f7f31b2 | Cut per-atom staging overhead in the GPU divide-conquer solver                                  |
| 80 | 3ee45228 | Fuse the per-atom GPU pipeline in the Krylov O(N) solver                                        |
| 81 | ae3dd189 | Keep large cluster GPU runs from freezing or exhausting memory                                  |
| 82 | 206b7e06 | Make the force-stage GPU batches immune to shared-device memory races                           |
| 83 | cff323e6 | Fall back to ELPA when the cluster GPU diagonalization cannot reserve its buffers               |
| 84 | d0e1d17a | Close the last fatal allocation windows in the force-stage GPU batches                          |
| 85 | 3ef5347a | Fall back to ELPA when the non-collinear cluster GPU diagonalization cannot reserve its buffers |
| 86 | a4200a04 | Fall back to ELPA when one k-point's band GPU diagonalization cannot fit                        |
| 87 | 94b6ca8c | Accelerate RMM-DIISH mixing with a two-tier GPU/incremental fast path                           |
| 88 | 6e94a9d3 | Add fast paths to the remaining charge/DM mixing schemes                                        |
| 89 | c5eb6845 | Fix phantom Set_Hamiltonian abort caused by stale latched CUDA errors                           |
| 90 | bf08a9d8 | Serialize the two-spin cluster GPU diagonalization when one device cannot hold both owners      |
| 91 | 9fe8ce13 | Make a pristine tree build with a single make invocation                                        |

## References

1. OpenMX official site: <http://www.openmx-square.org/> (code, manual, input keywords)
2. GEMMu18 (GEMMulate) repository: <https://github.com/RIKEN-RCCS/GEMMu18> (MIT license; lead developer Yuki Uchino, RIKEN R-CCS)
3. Y. Uchino, K. Ozaki, T. Imamura, "High-Performance and Power-Efficient Emulation of Matrix Multiplication using INT8 Matrix Engines", SC Workshops '25, doi:10.1145/3731599.3767539
4. K. Ozaki, Y. Uchino, T. Imamura, "Ozaki Scheme II: A GEMM-oriented emulation of floating-point matrix multiplication using an integer modular technique", arXiv:2504.08009
5. Y. Uchino, S. Ma, T. Imamura, K. Ozaki, T. Gutsche, "Emulation of Complex Matrix Multiplication based on the Chinese Remainder Theorem", arXiv:2512.08321 (theory behind the complex support)
6. Y. Uchino, K. Ozaki, T. Imamura, "Double-Precision Matrix Multiplication Emulation via Ozaki-II Scheme with FP8 Quantization", arXiv:2603.10634
7. H. Ootomo, K. Ozaki, R. Yokota, "DGEMM on integer matrix multiplication unit", Int. J. High Perform. Comput. Appl. (2024), doi:10.1177/10943420241239588 (the ozIMMU / Ozaki Scheme I predecessor)
8. H. Kawai et al., benchmarks of GPU-accelerated OpenMX: J. Phys. Soc. Jpn. 94, 124003 (2025), doi:10.7566/JPSJ.94.124003
9. NVIDIA cuSOLVER Documentation (cusolverDnXsyevd/Xsyevdx): <https://docs.nvidia.com/cuda/cusolver/>
10. NVIDIA cuBLAS Documentation: <https://docs.nvidia.com/cuda/cublas/>
11. NVIDIA HPC SDK Documentation (OpenACC): <https://docs.nvidia.com/hpc-sdk/>
12. ELPA (Eigenvalue solvers for Petaflop Applications): <https://elpa.mpcdf.mpg.de/>
13. FFTW: <https://www.fftw.org/>

**About this document:** this 3rd edition is based on the source tree as of 2026-07-23 (commit `9fe8ce13`), a full-file diff against the original OpenMX 4.0, and a survey of all 91 commits of the development repository. Line numbers and defaults refer to that revision; if you find discrepancies, treat the source code as the primary reference.