

Lab 1- Seven-Segment Display Decoder- Dom Celiano

Objectives/Purpose

The purpose of this lab was to write, test, and implement a seven-segment decoder onto the Nexys2 FPGA board. A seven-segment display is a common way to output numbers and/or letters. An input is needed to control which number/letter lights up. In this lab, the seven segment decoder used a 4-bit input to tell the segment display to display a hex digit from 0 to F. This 4-bit input was done specified by using four switches at either low or high.

This lab also used buttons to choose which part(s) of the seven-segment would light up and display the number/letter. Whenever the button was held down, the display above that button was illuminated. The goal of this lab was to create a design, test the design using a testbench file, and then transfer the design over to hardware.

Preliminary design and diagrams

To start the design for this decoder, the seven-segment display first needs to be analyzed. The display contains seven segments, which are lit up to form things like letters or numbers. The seven segments are labeled a to g. Placing a 0 on a segment will cause it to light up, while a 1 will not. The letters that display to each of the seven segments can be seen in Figure 1. Using these seven segments in different combinations, different letter and number combinations can be formed to display the hex digits of 0-F. These combinations can be seen in Figure 2.




FIGURE 1 - BLOCK DIAGRAM OF THE DECODER (4 INPUTS, 7 OUTPUTS), AS WELL AS THE LETTERS THAT CORRESPOND TO EACH OF THE SEGMENTS OF THE SEVEN SEGMENT DISPLAY.




FIGURE 2 - EACH OF THE HEX LETTERS, FROM 0 TO F, THAT CAN BE DISPLAYED USING THE SEVEN SEGMENT DISPLAY. THIS SHOWS THE SEGMENTS WHICH SHOULD BE TURNED ON FOR EACH HEX DIGIT.

In order to implement the logic of which segments were supposed to be lit up for each hex digit, a truth table was drawn. In Figure 3, the 4-digit binary/hex input can be seen as translated into segment outputs (low or high). Also shown in Figure 3 is the expected hex output created by the status of the seven segments.

Hexadecimal	Inputs				Outputs							(in hex)
	D3	D2	D1	D0	Sg	Sf	Se	Sd	Sc	Sb	Sa	
0	0	0	0	0	1	0	0	0	0	0	0	40
1	0	0	0	1	1	1	1	1	0	0	1	79
2	0	0	1	0	0	1	0	0	1	0	0	24
3	0	0	1	1	0	1	1	0	0	0	0	30
4	0	1	0	0	0	0	1	1	0	0	1	19
5	0	1	0	1	0	0	1	0	0	1	0	12
6	0	1	1	0	0	0	0	0	0	1	0	02
7	0	1	1	1	1	1	1	1	0	0	0	78
8	1	0	0	0	0	0	0	0	0	0	0	00
9	1	0	0	1	0	0	1	1	0	0	0	18
A	1	0	1	0	0	0	0	1	0	0	0	08
B	1	0	1	1	0	0	0	0	0	1	1	03
C	1	1	0	0	0	1	0	0	1	1	1	27
D	1	1	0	1	0	1	0	0	0	0	1	21
E	1	1	1	0	0	0	0	0	1	1	0	06
F	1	1	1	1	0	0	0	1	1	1	0	0E

FIGURE 3 - A TRUTH TABLE SHOWING THE MAPPING BETWEEN THE POSSIBLE INPUTS AND OUTPUTS FOR THE SEVEN SEGMENT DISPLAY. THE HEX VALUE OF THE OUTPUTS FOR EACH ROW ARE IN THE RIGHT COLUMN.

After the truth table was filled out, K-maps were used to find the equations for each of the segment outputs (Sa, Sb, etc.). The K-map for Sa can be seen in Figure 4. All other boolean equations were found the same way.

D_3D_2/D_1D_0	00	01	11	10
00	0	1	0	0
01	1	0	0	0
11	1	1	0	0
10	0	0	1	0

$$S_a = D_0'D_1'D_2 + D_1'D_2D_3 + D_0D_1'D_2'D_3' + D_0D_1D_2'D_3$$

FIGURE 4 - AN EXAMPLE K-MAP, WHICH GIVES THE FUNCTION EQUATION FOR SEGMENT A OF THE SEVEN-SEGMENT DISPLAY.

After the boolean equations were found, the actual seven-segment decoder was designed. In order to implement the decoder, there were 4 inputs (D3, D2, D1, D0), and 7 outputs (Sa-Sg). To implement the design, 6 LUT's (Look Up Tables) and 1 16-segment decoder were used. The design can be seen in Figure 5.




FIGURE 5 - THE ZOOMED OUT DESIGN OF THE SEVEN-SEGMENT DECODER. THE DESIGN USED 6 LUT'S, 1 DECODER, AND HAD 4 INPUTS/7 OUTPUTS.

The LUT's (look up tables) work by having 4 inputs, and 1 output. The value of the output is based on an "INIT" value that is set by right-clicking on the LUT. This INIT values tells the look up table what memory to store inside of itself. The LUT then uses stored bits and a 4x16 decoder to perform the logic necessary that was specified by the INIT value. The number of hex digits in the LUT is equal to the number of inputs. These hex digits are determined by looking at groups of 4 bits on the output columns of the truth table, working from down to up and grouping the hex digits together. Each input combination to the LUT corresponds to a row in the truth table, while each data bit stored in the LUT corresponds to an output value. An Example LUT's can be seen in Figure 6. LUT's can




FIGURE 7 - THE DECODER USED IN THE DESIGN, WHICH TAKES 4 INPUTS AND HAS 16 OUTPUTS. VCC IS ALSO USED AS THE INPUT FOR ENABLE. AS CAN BE SEEN, ONLY THE OUTPUTS WHICH CORRESPONDED TO A 1 ARE MAPPED THROUGH AN 'OR' GATE AND TO THE OUTPUT G. THIS IMPLEMENTS THE LOGIC CORRECTLY.

After the seven-segment decoder was finished, it was saved as its own schematic symbol and added to the top level design, seen in Figure 8. Also seen in Figure 8 is the display enable schematic symbol, which is discussed below.




FIGURE 8 - THE TOP LEVEL DESIGN FOR LAB 1, WHICH INCLUDES THE SEVEN-SEGMENT DECODER AND THE DISPLAY ENABLER. THE NUMBER OF INPUTS AND OUTPUTS FOR EACH CAN CLEARLY BE SEEN.

The display enable schematic takes four active high inputs, and produces four corresponding active low outputs. The inputs are the buttons on the FPGA, while the outputs are the active-low enablers for each of the four seven segment displays. When a button is pressed, it produces a high input. However, in order to turn on the display, we want a low input. Therefore, the button signal is inverted so that when a button is pressed, it turns on the display. The schematic for implementing this design is fairly simple, and can be seen in Figure 9.




FIGURE 9 - THE DISPLAY ENABLE SCHEMATIC. EACH OF THE INPUTS (BUTTONS) IS INVERTED AND CONNECTED TO THE ENABLE SWITCH FOR EACH OF THE SEVEN-SEGMENT DISPLAYS.

After the design was completed, the user constraints file was downloaded from the SharePoint site to map the inputs and outputs from the design to the input and output pins on the FPGA board.

Testing procedures and data collected

After the design was completed, it was tested before it was implemented into hardware. To do this, a test bench file was written for the top level design. One part of the testbench was used to test the seven segment decoder schematic, while the other was used to test the display enable schematic. Examples of inputs for the testbench can be seen in Figure 10.

```
sw3 <= '0'; sw2 <= '0'; sw1 <= '0'; sw0 <= '0';
wait for 10 ns;

btn0 <= '1'; btn1 <= '1'; btn2 <= '1'; btn3 <= '0';
wait for 10ns;
```

FIGURE 10 - TWO SETS OF EXAMPLE INPUTS TO BE IMPLEMENTED AND TESTED IN THE DESIGN. TESTING THE SWITCHES AS '0000' WILL BE A HEX INPUT OF 0 (MAKING 0 LIGHT UP ON THE DISPLAY), WHILE TESTING THE BUTTONS AS '1110' SHOULD RESULT IN AN OUTPUT OF '0001', TURNING THE THREE LEFT DISPLAYS ON.

When the testbench was first created, the list of inputs and outputs was long and hard to read, as can be seen in Figure 11.

Name	Value
sw3	0
sw2	0
sw1	0
sw0	0
sseg_g	1
sseg_f	0
sseg_e	0
sseg_d	0
sseg_c	0
sseg_b	0
sseg_a	0
btn0	U
btn1	U
btn2	U
btn3	U
an0	X
an1	X
an2	X
an3	X

FIGURE 11 - THE INITIAL LIST OF INPUTS AND OUTPUTS FOR THE BUTTONS, SWITCHES, SEGMENT ENABLE, AND SEGMENT OUTPUT, AS FIRST LOADED BY THE TESTBENCH FILE

Therefore, the outputs of the seven segments of the display were added to a virtual bus so the outputs were read as hex digits and could be easily compared to the hex values from the truth table in Figure 3. The inputs could also be tied to a virtual bus to display the inputs as hex or 4-bit binary values, but doing so is not as necessary for simple observing outputs that (since the truth table is in order of increasing binary values). The binary inputs and hex outputs can be seen in Figure 12.




FIGURE 12 - THE BINARY INPUTS, COUNTING UP WITH TIME, MAPPED TO THE SEGMENT OUTPUTS (IN HEX). THE HEX VALUES OUTPUT CORRESPOND TO THE EXPECTED VALUES IN FIGURE 3.

After the inputs and outputs of the seven segment decoder were confirmed to be correct, the part of the testbench that tested the display enabler was observed. The buttons being tied to the enable pins of the decoders can be seen in Figure 13. As was expected, each input was inverted to output the opposite bit. This had the effect of making a high-button press correspond to a low-input for the display enable, causing that segment to light up.




FIGURE 13 - THE TESTBENCH FOR THE DISPLAY ENABLER, WHICH TOOK EACH INPUT AND INVERTED IT. AS CAN BE SEEN IN THE DIAGRAM, EACH '0' FROM THE BUTTON TURNED TO A '1' OUTPUT TO THE ENABLER AND VICE VERSA.

Since all the testbench files confirmed that the truth table was correct and the design had been properly implemented, the next step was to upload the design onto hardware and test it. To do this, a bitfile was generated using the Xilinx software, and loaded onto the PROM of the FPGA using the Digilent Adept Software. Once this had been done, one of the buttons was held down to turn on one of the displays, while the four switches were used to test each of the 16 inputs. As can be seen by the video in Figure 14, this test was successful. I was able to count all the way from 0 to F, and each output in between worked as expected (i.e. 1110 corresponded to E).

<https://www.youtube.com/watch?v=g09bSWUOte8&feature=youtu.be>

FIGURE (LINK) 14 - VIDEO OF TESTING OUT THE SOFTWARE TO ENSURE IT COUNTS UP CORRECTLY FROM 0 TO F. THE COUNTING IS SOMETIMES OFF, BUT ALL DIGITS ARE DISPLAYED SUCCESSFULLY.

Next, each of the buttons was tested to ensure that they enabled the seven segment display directly above them. Even multiple buttons were pressed at once. This test produced the expected results, and the results of it can be seen in the video in Figure 15.

<https://www.youtube.com/watch?v=xMAwQHPGZj8&feature=youtu.be>

FIGURE (LINK) 15 - A VIDEO TESTING EACH OF THE BUTTONS TO MAKE SURE THEY ENABLE THE CORRECT SEVEN-SEGMENT DISPLAYS WHEN PRESSED. THE TEST SHOWED THE DESIGN WAS SUCCESSFUL.

Debugging Discussion

The major problem that I ran into while doing this lab was encountered when I tried to upload my bit file to my board. When I tried to do so, I kept getting an error message. When I googled this error message, I discovered that I may have selected the wrong board when I did my design. As I went back to the Xilinx software, I discovered that I had accidentally chosen the '100' model of my board instead of the '500' model, and I had run into problems because of that. So I regenerated my bit file, tried to reupload it, and still ran into issues. I rechecked my project settings, and it turns out I had not chosen 'FG320' when I had my made my project. I regenerated the bit file, and I was able to successfully upload the program after that.

Answers to Pre-Lab Questions

1) a. See Preliminary design and diagrams

b. For each output (S_a , S_b , S_c , etc.), if I had to implement either the SOP or POS in hardware, I would choose to use a sum of products. This is because the majority of the outputs to the 7-segment display in each column are 0's. When the SOP equation is written, it will only be necessary to look at the '1' outputs, so there will be a smaller number of terms in the equation to look at, making a more simplified equation and a smaller amount of gates necessary to use.

c. Using Sum of Products Method for S_a : $S_a = D_0D_1'D_2'D_3' + D_0'D_1'D_2D_3' + D_0D_1D_2'D_3 + D_0'D_1'D_2D_3 + D_0D_1'D_2D_3$, $S_a = D_0D_1'D_2'D_3' + D_0'D_1'D_2D_3' + D_0D_1D_2'D_3 + D_0'D_1'D_2D_3 + D_0D_1'D_2D_3 + D_0'D_1'D_2D_3$, $S_a = D_0D_1'D_2'D_3' + D_0'D_1'D_2(D_3 + D_3') + D_0D_1D_2'D_3 + D_1'D_2D_3(D_0 + D_0')$, $S_a = D_0D_1'D_2'D_3' + D_0'D_1'D_2 + D_0D_1D_2'D_3 + D_1'D_2D_3$. For all the other equations, K-maps were used since they took less time (see above section).

d. The final, simplified boolean equations are: $S_a = D_0'D_1'D_2 + D_1'D_2D_3 + D_0D_1'D_2'D_3' + D_0D_1D_2'D_3$, $S_b = D_0'D_2D_3 + D_0D_1D_3 + D_0'D_1D_2 + D_0D_1'D_2D_3'$, $S_c = D_1D_2D_3 + D_0'D_2D_3 + D_0'D_1D_2'D_3'$, $S_d = D_0D_1'D_2' + D_0D_1D_2 + D_0'D_1'D_2D_3' + D_0'D_1D_2'D_3$, $S_e = D_1'D_2D_3' + D_0D_1'D_2' + D_0D_3'$, $S_f = D_1'D_2D_3 + D_1D_2'D_3' + D_0D_1D_3' + D_0D_1'D_2'D_3'$, $S_g = D_1'D_2'D_3' + D_0D_1D_2D_3'$

Observations and Conclusions

This lab was important because, like CPX1 and CPX2, it focused heavily on design and implementation. Like CPX1, I was exposed to all sorts of new tools that I had not previously learned in the classroom. Learning how to use LUT's, for example, is an extremely useful tool that I will likely use on later labs. And while I had already learned about decoders in the classroom, actually putting what I learned into practice taught me a lot more about what a decoder actually is. Also in this lab, I further reinforced how important it is to do simulations. While I did not catch any specific errors when I performed my simulation, it is completely possible that I could make a silly mistake in the future. I want to catch that mistake before I generate a bit file and upload my program onto software. Overall, this lab was an extremely beneficial learning process. It was cool to see my design translated onto real hardware, and especially cool to see the seven segment display light up.

Documentation statement

C3C Braden Laverick helped me understand what the enable buttons were supposed to do in the simulation.