EE 271 Design Project Report: Flappy Bird

Diego Cervantes

Demo TA: Ryan Wang

June 6, 2022 @2:30 pm

Department of Computer & Electrical Engineering, University of Washington

EE 271: Digital Circuits and Systems

Prof. Denise Wilson

June 6, 2022

Design Problem:

The popular mobile phenomenon, Flappy Bird, was created using modules from previous labs and newly created ones. Flappy bird allows the user to play as a bird called Olly Oriole and try to achieve the highest possible score by "flapping" through the sky, avoiding the pipes. Olly is a single red LEDR, and the pipes floating from right to left are green. The user controls Olly by pressing key zero (KEY [0]). If the user does not press the key, then Olly will begin to descend downwards. Descending all the way to the "floor" will not cause Olly to die (end game). To begin playing, the user must use switch 9 (SW [9]); and this switch will be used as the "restart game" input. Three Hex displays are used to keep track of the gaps (points) cleared with a max score of 999. If a user surpasses this figure, the game will continue to be playable, but the score will no longer be trackable. Fifteen different pipe configurations have been created and will be outputted pseudo-randomly. The design of this lab uses many of the relevant concepts found in a digital and systems curriculum. Meta-stability, combinational logic, flip-flop implementation, and state diagrams are all concepts that are useful to complete a project like this.




Figure 1. User-Level Block Diagram

Methods and Procedures:

Many of the modules from previous labs were used and modified to create the logic flappy bird required. For example, the modules from lab 5 controlling the center and normal lights met most of the logic required to control Olly. Quick modifications to these modules were made to account for "gravity," and slight changes to the leftmost and rightmost lights were made. The modules accounting for meta-stability and the user input from lab 7 were also recycled for the same reasons as mentioned above. A new module to generate the green pipes is used, while another newly created module serves to move the pipes across the LED array. To avoid the pipes from appearing in the same order all the time, a new LFSR module is implemented with a waiting gap of 4 columns between pipes to make the game playable. A module serving as a collision detector would then call the game over module to end the game. Whenever Olly surpassed a gap, a scoring module was called to track the player's score. The DE1_SoC was modified to contain a wide range of clocks, including one that controlled the entire system and another clock to simulate gravity.




Figure 2. Designer-Level Block Diagram




Figure 3. Designer-Level Block Diagram continued




Figure 4. Designer-Level Block Diagram continued

Results:

Unfortunately, a simulation of the top-level module was unsuccessful. Reasons were unknown but the actual project on the board works as it should.




Figure 7. Simulation for top level module does not simulate successfully



Figure 8. Runlab file

Reflection:

During the whole EE271 course labs, there were many skills learned that can be taken away from them and used for future classes in embedded systems. The knowledge that is likely to be retained from labs is the importance of state machines, combinational and sequential circuits, logic design, and the different techniques for modeling systems with Verilog. The state machines are used to map out every state of a process and look at the behavior of a machine. For combinational circuits, there is no feedback among the inputs and outputs. Therefore, combinational circuits are mainly used to do arithmetic (boolean algebra). On the other hand, sequential circuits are used to store important data. However, many systems consist of a mix of both combinational and sequential circuits which I could see being helpful for future embedded systems classes. Logic design in general is useful for building complex electronic components that are then used for digital systems. Creating the testbenches and analyzing the results on Modelsim helps to verify whether the machine is behaving the way it should. This will be very useful in future embedded systems classes, especially to analyze where something may be going wrong.

Throughout the quarter, I have learned many new topics about digital circuits and systems. Some of those included, logic design, boolean algebra, kmaps, flip flops, state machines, muxes and decoders. I was able to understand all of these topics pretty well and are important to know as fundamental knowledge for higher level embedded systems classes.

Although there were still things I struggled with, I was able to apply each one of these topics into my labs.

Throughout the progress of the labs, there were things I became good at but also things I could continue to work on to improve the quality of each lab results. As for my strengths in terms of laboratory skills, I became good at debugging my code, loading and testing my code on the FPGA board, and implementing my code based off of the state machines I created. Whenever I ran the analysis on my code and encountered issues, I was able to find the errors fairly quickly and saved me some time. Uploading and testing my code was also a great strength of mine as I was able to execute different test cases on the board. In terms of the actual Verilog language, I was able to learn it quickly as I had never worked with it before. In terms of my weaknesses, I struggled with Modelsim and creating enough test cases for the modules. Sometimes I would not be able to get my Modelsim results to show up correctly so I couldn't analyze the results on Modelsim very well. I would mainly analyze the results on the FPGA board. Another one of my weaknesses was creating the state machines for the code that I needed to implement. In general, I struggled visualizing what each state needed to look like.

Creating complex designs that involve more than one finite state machine or combinational logic block were time consuming to create and require careful analysis of the expected behavior of each state machine or combinational logic block. In the final project, there were many state machines and combinational logic blocks. The lab took a long time to create because it was important to have the correct states implemented in the code. It was important to be precise with the inputs and outputs of a machine throughout all the labs. The flappy bird project required a counter for the score, random patterns for the pipe, and different states for the bird. There was a close relationship between each state machine for the flappy bird project which shows how careful I needed to be with this complex design that involved more than one finite

state machine/combinational logic block. All of this knowledge will help moving forward as I continue to create more complex designs.

Appendix

README

- DE1_SoC.sv is the top-level module and calls on most modules
- metaStable.sv prevents metastability from affecting the system
- playerInput.sv Prevents Olly (the bird) from flying by holding the key
- clock devider.sv generates a clock that is easy to work with
- LEDDriver.sv is the file provided to control the 16x16 LED array
- centerBird.sv is the module responsible for when Olly is in the center
- normalBird.sv is the module that looks for the position of Olly besides the center light
- LFSR2.sv is a 4-bit linear feedback register that is used as a random generator every 4 clock cycles
- shift_pipes.sv controls the movement of pipes across all rows
- score.sv controls hex0-2 to display the users score
- clock_counter.sv is a clock that checks LFSR2 to see when it is time to create a new pattern and make sure they don't repeat
- gameOver.sv serves as a collision detector, ending the game once it hits
- pipes.sv creates the pattern for the pipes

```
module DE1_SoC (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR, SW, KEY, GPIO_1);
             //The LED outputs and the 7segment display HEX outputs
            output logic [9:0] LEDR;
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic [35:0] GPIO_1;
 3
 4
 5
6
7
             //CLOCK_50,SW, and KEY are inputs
 8
             input logic CLOCK_50;
            input logic [9:0] SW;
input logic [3:0] KEY;
10
11
             // Turn off unused HEX displays
12
13
            assign HEX3 = '1;
            assign HEX4 = '1;
14
            assign HEX5 = '1;
15
16
             //assigns sw9 as reset signal
17
             logic Reset;
18
            assign Reset = SW[9];
19
20
21
            logic [31:0] div_clk;
            parameter whichClock = 25; //768 Hz Clock
parameter gravityClock = 23; //3 Hz Clock
parameter systemClock = 14; // 1526 Hz clock
22
23
24
25
26
            clock_divider cdiv(.clock(CLOCK_50), .reset(Reset), .divided_clocks(div_clk));
27
28
            // Clock selection;
             // allows for easy switching between simulation and board clocks
29
30
             logic clkSelect;
31
             //ar{	t U}ncomment ONE of the following two lines depending on intention
            32
33
34
35
            logic gravitySelect;
36
            assign gravitySelect = div_clk[gravityClock];//simulates gravity
37
             logic systemSelect;
38
            assign systemSelect = div_clk[systemClock];
39
40
            /* If you notice flickering, set SYSTEM_CLOCK faster.
41
             However, this may reduce the brightness of the LED board. */
42
43
44
             /* Set up LED board driver
45
            logic [15:0][15:0]RedPixels; // 16 x 16 array representing red LEDs
logic [15:0][15:0]GrnPixels; // 16 x 16 array representing green LEDs
46
47
48
            /* Standard LED Driver instantiation - set once and 'forget it'.
See LEDDriver.sv for more info. Do not modify unless you know what you are doing! */
LEDDriver (.CLK(systemSelect), .RST(Reset), .EnableCount(1'b1), .RedPixels, .
49
50
51
     GrnPixels, .GPIO_1);
53
             /* LED board test submodule - paints the boards with a static pattern.
54
55
                    Replace with your own code driving RedPixles and GrnPixels.
56
                   KEY0
                              :Reset
57
                                                -----*/
             //button to controll Olly
59
             logic flap;
60
            assign flap = \sim KEY[0];
61
62
             //prevents metastibility from happening by passing the input of the button into a dff
             logic input_player;
63
            metaStable met1(.Clock(CLOCK_50), .Reset, .player_in(flap), .player_out(input_player));
64
65
             //goes through metastable again
             logic stable_player
66
            metaStable met2 (.Clock(CLOCK_50), .Reset, .player_in(input_player), .player_out(
67
     stable_player));
68
69
             logic flappy;
70
            playerInput player_1(.Clock(CLOCK_50), .Reset, .final_in(stable_player), .final_out(
     flappy));//player input
72
73
             logic gravityyyyy;
             playerInput player_2(.Clock(CLOCK_50), .Reset, .final_in(gravitySelect), .final_out(
```

```
gravityyyyy));
 74
 75
76
77
               logic gmeover;
                 gameOver over(.bird(RedPixels[1]), .pipe(GrnPixels[1]), .lose(gmeover));
 78
79
 80
               //logic [9:0] random_num;//random generator
               //logic restart_game;//reset game at center light after there is a winner
 81
 82
 83
 84
               //LFSR generator(.Clock(clkSelect), .Reset(restart_game), .out(random_num));
 85
 86
               //logic computer_push;//computer push input
 87
                //computer cyberPlayer(.Clock(clkSelect), .Reset, .SW(SW[8:0]), .out(computer_push));
 88
 89
               // player1 and com1 holds result from the first DFF for both players
                //to prevent metastabilty
 90
 91
               //logic player1, com1;
 92
 93
               //metaStable met1 (.Clock(clkSelect), .Reset, .player_in(~KEY[0]),
        .player_out(player1));
 94
               //metaStable met2 (.Clock(clkSelect), .Reset, .player_in(computer_push),
        .player_out(com1));
 95
               // stable_p1 and stable_p2 holds result from the second DFF for both players
 96
 97
               //to prevent metastabilty
 98
               //logic player1_2nd, com1_2nd;
 99
       //Prevents holding of a key using the stable player inputs
//playerInput player_1 (.Clock(clkSelect), .Reset, .final_in(player1),
.final_out(player1_2nd));//player input
100
101
102
               //playerInput player_2 (.Clock(clkSelect), .Reset, .final_in(com1),
        .final_out(com1_2nd));//computer input
103
104
105
               //logic RESTART1, restart1,restart2;
               //assign RESTART1 = Reset | restart1 | restart2;//restart game condition
106
               //Temporary values sent to the normal and center light modules to get the output for
107
        the LEDs
108
               //logic hold1, hold2, hold3, hold4, hold5, hold6, hold7, hold8, hold9;
109
110
               logic lose;
111
112
               // set up the lights for the bird
113
               normalBird zero
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL
                                                                    .high(1'b1), .low(1'b0), .lose, .lightOn(
        (RedPixels[1][1]),
                                     .NR(1'b0),
        RedPixels[1][0]));
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][0]), .high(1'b0), .low(1'b0), .lose, .lightOn(
               normalBird one
114
       (RedPixels[1][2]),
RedPixels[1][1]));
                                     .NR(RedPixels[1][0]),
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][1]), .high(1'b0), .low(1'b0), .lose, .lightOn(
115
               normalBird two
       (RedPixels[1][3]), RedPixels[1][2]));
                                    .NR(RedPixels[1][1]),
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][2]), .high(1'b0), .low(1'b0), .lose, .lightOn(
116
               normalBird three
       (RedPixels[1][4]),
RedPixels[1][3]));
normalBird four
                                    .NR(RedPixels[1][2]),
117
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL
                                                                    .high(1'b0), .low(1'b0), .lose, .lighton(
        (RedPixels[1][5]),
                                     .NR(RedPixels[1][3]),
        RedPixels [1] [4]))
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][4]), .high(1'b0), .low(1'b0), .lose, .lightOn(
               normalBird five
118
       (RedPixels[1][6]),
RedPixels[1][5]));
normalBird six
                                    .NR(RedPixels[1][4]),
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][5]), .high(1'b0), .low(1'b0), .lose, .lighton(
119
        (RedPixels[1][7]),
                                     .NR(RedPixels[1][5]),
        RedPixels \begin{bmatrix} 1 \end{bmatrix} \begin{bmatrix} 6 \end{bmatrix} );
120
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL
               centerBird seven
       (RedPixels[1][8]),
RedPixels[1][7]));
normalBird eight
                                    .NR(RedPixels[1][6]),
                                                                                                       .lose, .lightOn(
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1] [7]), .high(1'b0), .low(1'b0), .lose, .lightOn(
121
        (RedPixels[1][9]),
                                     .NR(RedPixels[1][7]),
        RedPixels[1][8]);
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][8]), .high(1'b0), .low(1'b0), .lose, .lightOn(
122
               normalBird nine
       (RedPixels[1][10]), RedPixels[1][9]));
                                    .NR(RedPixels[1][8]),
123
                                           (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL
               normalBird ten
```

```
(RedPixels[1][11]),
                                                            .high(1'b0), .low(1'b0), .lose, .lightOn(
                                 .NR(RedPixels[1][9]),
       \hat{R}edPixels[\bar{1}][\bar{1}0]));
       normalBird eleven
(RedPixels[1][12]), .N
RedPixels[1][11]));
normalBird twelve
                                      (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels [1][10]), .high(1'b0), .low(1'b0), .lose, .lightOn(
124
                                .NR(RedPixels[1][10]),
                                      (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL edPixels[1][11]), .high(1'b0), .low(1'b0), .lose, .lightOn(
125
       (RedPixels[1][13]),
                                 .NR(RedPixels[1][11]),
       RedPixels [1] [12]));
                                      (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL RedPixels[1][12]), .high(1'b0), .low(1'b0), .lose, .lightOn(
126
              normalBird_thirteen
       (RedPixels[1][14]), RedPixels[1][13]));
                                 .NR(RedPixels[1][12]),
              normalBird fourteen
                                      (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL RedPixels[1][13]), .high(1'b0), .low(1'b0), .lose, .lightOn(
127
       (RedPixels[1][15]),
RedPixels[1][14]));
                                 .NR(RedPixels[1][13]),
                                en (.Clock(CLOCK_50), .Reset, .gravity(gravityyyyy), .R(flappy), .NL .NR(RedPixels[1][14]), .high(1'b0), .low(1'b1), .lose, .lightOn(
128
              normalBird fifteen
       (1'b0).
       RedPixels[1][15]));
129
130
                                      (.Clock(clkSelect), .Reset, .newpattern(bar), .lose, .out(
              shift_pipes rows15
       GrnPixels[15]));
131
132
              shift_pipes rows0
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[1]), .lose, .
       out(GrnPixels[0]));
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[2]), .lose, .
133
              shift_pipes rows1
       out(GrnPixels[1]));
134
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[3]), .lose, .
              shift_pipes rows2
       out(GrnPixels[2]));
135
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[4]), .lose, .
              shift_pipes rows3
       out(GrnPixels[3]));
136
       shift_pipes rows4
out(GrnPixels[4]));
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[5]), .lose, .
137
              shift_pipes rows5
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[6]), .lose, .
       out(GrnPixels[5]));
              shift_pipes rows6
138
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[7]), .lose, .
       out(GrnPixels[6]));
139
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[8]), .lose, .
              shift_pipes rows7
       out(GrnPixels[7]));
140
              shift_pipes rows8
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[9]), .lose, .
       out(GrnPixels[8]));
141
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[10]), .lose, .
              shift_pipes rows9
       out(GrnPixels[9]));
142
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[11]), .lose, .
              shift_pipes rows10
       out(GrnPixels[10]));
143
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[12]), .lose, .
              shift_pipes rows11
       out(GrnPixels[11]));
144
              shift_pipes rows12
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[13]), .lose, .
       out(GrnPixels[12]));
              shift_pipes rows13
145
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[14]), .lose, .
       out(GrnPixels[13]));
146
                                      (.Clock(clkSelect), .Reset, .newpattern(GrnPixels[15]), .lose, .
              shift_pipes rows14
       out(GrnPixels[14]));
147
148
149
              logic generate_clock;
150
              clock_counter count(.Clock(clkSelect), .Reset, .out(generate_clock));
151
152
              logic [3:0] random_num; // random generator
              LFSR2 random(.Clock(generate_clock), .Reset, .out(random_num));
153
154
155
              logic [15:0] bar;
              pipes pipe(.LFSR2_out(random_num), .pattern(bar), .generate_clock);
156
157
158
              //logic [15:0] actual_pattern;
159
              //random_pattern repetition (.Clock(clkSelect), .Reset, .pattern(bar),
       .actualpattern(actual_pattern), .clockgenerator(generate_clock));
160
161
              // set up pipes
              //shift_pipes rows15 (.Clock(clkSelect), .Reset, .newpattern(actual_pattern), .lose,
162
       .out(GrnPixels[15]));
163
164
              gameOver endgame(.bird(RedPixels[1]), .pipe(GrnPixels[1]), .lose);
165
              //passes the temp. signal into the score module
166
              logic [6:0] fakesignal1, fakesignal2, fakesignal3;
167
168
              logic up1, up2, up3;
              score first_digit(.Clock(clkSelect), .Reset, .increaseIN(GrnPixels[0][5] | GrnPixels[0]
169
```

```
[1]), .lose, .HEX(fakesignal1), .increaseout(up1));
    score second_digit(.Clock(clkSelect), .Reset, .increaseIN(up1), .lose, .HEX(
170
        fakesignal2), .increaseout(up2));
    score third_digit(.Clock(clkSelect), .Reset, .increaseIN(up2), .lose, .HEX(fakesignal3)
171
        ), .increaseout(up3));
172
173
                 //temporary signal to get information for hex displays
174
                 assign HEX0 = ~fakesignal1;
                 assign HEX1 = ~fakesignal2;
175
176
177
                 assign HEX2 = ~fakesignal3;
178
                 endmodule
179
180
                /*//Setting the temporary outputs from the center and normal light modules to the
        actual LEDs
                assign LEDR[1] = hold1;
assign LEDR[2] = hold2;
181
182
                assign LEDR[3]
183
                                     = hold3:
                assign LEDR[4]
184
                                     = hold4;
185
                assign LEDR[5] = hold5;
186
                assign LEDR[6] = hold6;
                assign LEDR[7] = hold7;
assign LEDR[8] = hold8;
assign LEDR[9] = hold9;*/
187
188
189
190
191
                 //Temporary value to send to counters module to display the winner in the 7segment
        HEXO and HEX1
                //logic [6:0] hold00;
//logic [6:0] hold11;
192
193
194
195
                 //Assign the temporary value to HEXO based on the result from the victory module
196
                 //assign\ HEX0 = \sim hold00;
197
                 //assign HEX1 = \sim hold11;
198
                 //Turns off all (2-5) 7segment HEX displays
/*assign HEX2 = 7'b1111111;
199
200
                assign HEX3 = 7'b1111111;
assign HEX4 = 7'b1111111;
201
202
                 assign HEX5 = 7'b1111111;*/
203
204
205
        //controls display of HEXO and HEX1 for the scores of the player and computer
//counters player_win(.Clock(clkSelect ), .Reset, .LR(player1_2nd & ~com1_2nd),
.LRM(hold1), .HEX(hold00), .restart(restart1));
//counters com_win(.Clock(clkSelect ), .Reset, .LR(~player1_2nd & com1_2nd),
.LRM(hold9), .HEX(hold11), .restart(restart2));
206
207
208
209
210
            module DE1_SoC_testbench();
  logic [9:0] LEDR;
  logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
211
212
213
214
                 logic CLOCK_50; //50MHZ clock
215
                logic [9:0] SW;
logic [3:0] KEY;
logic [35:0] GPIO_1;
216
217
218
219
220
                DE1_SOC dut(CLOCK_50, LEDR, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, SW, KEY, GPIO_1);
221
222
                 // Set up a simulated clock to toggle (from low to high or high to low)
223
                 // every 50 time steps
                 parameter CLOCK_PERIOD=100;
initial begin
224
225
226
                     CLOCK_50 <= 0;
227
                     forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;//toggle the clock indefinitely
228
                 end
229
            initial begin
230
231
                                                                                                                           @(posedge
        CLOCK_50);
                 SW[9] \ll 1;
232
                                                                                                                           @(posedge
        CLOCK_50);//Always reset FSM
233
                 SW[9] \ll 0;
                                          KEY[0] <= 1'b0;
                                                                        repeat(2)
                                                                                         @(posedge CLOCK_50);//player wins
                                          KEY[0] <= 1'b1;
KEY[0] <= 1'b0;
                                                                       repeat(2)
repeat(2)
repeat(2)
                                                                                         @(posedge CLOCK_50);
234
                                                                                         @(posedge CLOCK_50);
@(posedge CLOCK_50);
235
                                          KEY[0] \leftarrow 1'b1;
236
```

```
237
                                                    KEY[0] <= 1'b0;
                                                                                                             @(posedge CLOCK_50);
                                                                                         repeat(2)
                                                               <= 1'b1;
<= 1'b0;
                                                    KEY[0]
KEY[0]
KEY[0]
                                                                                                             @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);//reset after
238
                                                                                        repeat(2)
                                                                                        repeat(2)
repeat(2)
repeat(2)
239
240
                                                               <= 1'b1;
                                                    KEY[0] \leftarrow 1'b0;
241
          player wins
242
                                                    KEY[0] <= 1'b1;
                                                                                                             @(posedge CLOCK_50);
                                                                                        repeat(2)
                                                                <= 1'b0;
243
                                                    KEY[0]
                                                                                        repeat(2)
                                                                                                             @(posedge CLOCK_50);
                                                                                                             @(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
                                                                <= 1'b1;
                                                                                        repeat(2)
repeat(2)
repeat(2)
repeat(2)
244
                                                    KEY [0]
                                                    KEY[0]
KEY[0]
245
                                                                     1'b0;
                                                                <=
                                                                     1'b1;
246
                                                                <=
                                                               <= 1'b0;
                                                    KEY [0]
247
                                                                                        repeat(2)
                                                               <= 1'b1:
                                                    KEY [0]
248
                                                                <= 1'b0;
249
                                                    KEY[0]
                                                                                         repeat(2)
                                                                                                             @(posedge CLOCK_50)
                                                               <= 1'b1;
<= 1'b1;
                                                                                                             @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);//hold test
@(posedge CLOCK_50);
                                                    KEY[0]
KEY[0]
KEY[0]
250
                                                                                        repeat(2)
                                                                                        repeat(2)
repeat(2)
repeat(2)
251
                                                                <= 1'b0;
                                                    KEY [0]
                                                               <= 1'b0;
253
                                                                                                            @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);//reset
@(posedge CLOCK_50);//moves right
@(posedge CLOCK_50);//reset
@(posedge CLOCK_50);//moves left
@(posedge CLOCK_50);//reset
@(posedge CLOCK_50);//computer wins
@(posedge CLOCK_50);
@(posedge CLOCK_50);
                                                    KEY[0] <= 1'b0;
                                                                                         repeat(2)
254
                     SW[9] <= 1;
255
                              <= <mark>0</mark>;
                     SW[9]
256
                                                    KEY[0] <= 1'b0;
                                                                                        repeat(2)
                    SW[9]
SW[9]
                              <= 1;
257
                               <= <mark>0</mark>;
258
                                                    KEY[0] <= 1'b1;
                                                                                        repeat(2)
259
                     SW[9]
                               <=
                                    1.
260
                                                    KEY[0] <= 1'b1;
                                                                                        repeat(2)
repeat(2)
                                                                <= 1'b1;
                                                    KEY[0]
261
                                                                <= 1'b1;
                                                                                         repeat(2)
                                                                                                             @(posedge CLOCK_50)
262
                                                    KEY[0]
                                                    KEY[0]
KEY[0]
KEY[0]
263
                                                                <= 1'b1;
                                                                                        repeat(2)
                                                                                                             @(posedge CLOCK_50)
                                                                                                             @(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
@(posedge CLOCK_50)
                                                               <= 1'b1;
<= 1'b1;
                                                                                        repeat(2)
repeat(2)
repeat(2)
repeat(2)
264
265
                                                               <= 1'b1;
                                                    KEY [0]
266
                                                    KEY[0] <= 1'b1;
267
                                                                                        repeat(2)
                                                    KEY[0] \leftarrow 1'b1;
                                                                                                             @(posedge CLOCK_50);
268
                                                                                                             @(posedge CLOCK_50);//reset
                     SW[9] <= 1;
269
270
                                                    KEY[0] <= 1'b1;
                                                                                        repeat(2)
                                                                                                             @(posedge CLOCK_50);//both plerys
          push at the same time
271
272
                          $stop;// End of simulation
273
                     end
274
               endmodule
```

```
module centerBird (Clock, Reset, gravity, R, NL, NR, lose, lightOn);
 2
        input logic Clock, Reset;
 3
 4
         input logic gravity, R, NL, NR, lose;
 5
6
7
         // when lightOn is true, the center light should be on.
         //if lightOn is true, center light is also true
8
        output logic lightOn;
9
10
        enum {on, off} ps, ns; // on and off states
11
12
         // logic for the on and off states for the center light
13
        always_comb begin
14
            case(ps)
15
                      if((gravity & ~R) | (~gravity & R)) begin
               on:
16
                         ns = off;
17
18
                      else begin
19
                         ns = on;
20
21
               off:
                     if((gravity & NR & ~R) | (R & NL & ~gravity)) begin
22
                         ns = on:
23
                      end
24
                      else begin
25
                        ns = off;
26
27
            endcase
28
        end
29
30
        always_comb begin
31
            case (ps)
               on : lightOn = 1'b1; //true if ON state
32
               off: lighton = 1'b0; //false if OFF state
33
34
            endcase
35
        end
36
37
         always_ff @(posedge Clock) begin
            if(Reset) begin // centerlight stays on if on reset
38
39
               ps <= on;
40
41
            else if(lose) begin
42
               ps <= ps;
43
            end
44
            else begin
45
               ps \ll ns;
46
            end
47
        end
48
49
     endmodule
50
51
     module centerBird_testbench();
52
         logic Clock, Reset, gravity, R, NL, NR, lose;
53
         logic lightOn;
54
55
        centerBird dut (Clock, Reset, gravity, R, NL, NR, lose, lightOn);
56
57
         // Set up a simulated clock.
58
         parameter CLOCK_PERIOD = 100;
59
         initial begin
60
            clock <= 0
            forever #(CLOCK_PERIOD/2) Clock <= ~Clock; // Forever toggle the clock</pre>
61
62
63
64
         // Set up the inputs to the design. Each line is a clock cycle.
65
        initial begin
66
        @(posedge Clock);
67
            Reset <= 1;
                                                                                           @(posedge
     clock);
68
            Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b0; NR <= 1'b1; lose <= 1'b0; repeat(3)
         @(posedge Clock);
69
            Reset \neq 0; gravity \neq 1'b1; R \neq 1'b0; NL \neq 1'b0; NR \neq 1'b1; lose \neq 1'b0; repeat(3)
         @(posedge Clock);
70
            Reset \leftarrow 1;
                                                                                           @(posedge
```

```
clock);
71
            Reset \neq 0; gravity \neq 1'b1; R \neq 1'b1; NL \neq 1'b0; NR \neq 1'b1; lose \neq 1'b1; repeat(3)
         @(posedge Clock);
            Reset <= 0; gravity <= 1'b1; R <= 1'b0; NL <= 1'b0; NR <= 1'b1; lose <= 1'b0; repeat(3
72
         @(posedge clock);
73
        @(posedge Clock);
74
        @(posedge Clock);
75
            Reset \leftarrow 1;
                                                                                            @(posedge
     clock);
76
            Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b1; NR <= 1'b0; lose <= 1'b0; repeat(3)
     )
         @(posedge Clock);
77
            Reset \leq 0; gravity \leq 1'b1; R \leq 1'b0; NL \leq 1'b0; NR \leq 1'b1; lose \leq 1'b1; repeat(3)
         @(posedge Clock);
78
        @(posedge Clock);
79
            Reset <= 1;
                                                                                            @(posedge
     clock);
80
            Reset <= 0; gravity <= 1'b1; R <= 1'b1; NL <= 1'b0; NR <= 1'b1; lose <= 1'b1; repeat(3)
         @(posedge Clock);
            Reset \leq 0; gravity \leq 1'b1; R \leq 1'b0; NL \leq 1'b0; NR \leq 1'b1; lose \leq 1'b0; repeat(3)
81
     )
         @(posedge Clock);
82
        @(posedge Clock);
83
            Reset \leftarrow 1;
                                                                                            @(posedge
     clock);
            Reset <= 0; gravity <= 1'b1; R <= 1'b1; NL <= 1'b1; NR <= 1'b0; lose <= 1'b0; repeat(3)
84
         @(posedge clock);
85
            Reset \neq 0; gravity \neq 1'b0; R \neq 1'b0; NL \neq 1'b0; NR \neq 1'b1; lose \neq 1'b1; repeat(3)
         @(posedge Clock);
86
        @(posedge Clock);
87
            Reset \leftarrow 1;
                                                                                            @(posedge
     clock);
            Reset <= 1; gravity <= 1'b0; R <= 1'b1; NL <= 1'b1; NR <= 1'b0; lose <= 1'b0; repeat(3)
88
         @(posedge Clock);
     )
            Reset \le 0; gravity \le 1'b1; R \le 1'b0; NL \le 1'b1; NR \le 1'b0; lose \le 1'b1; repeat(3)
89
         @(posedge Clock);
90
        @(posedge Clock);
91
        @(posedge Clock);
92
            Reset \leftarrow 1;
                                                                                                  repeat(3
         @(posedge Clock);
93
94
            $stop; // End the simulation.
```

96

97

end

```
module normalBird (Clock, Reset, gravity, R, NL, NR, high, low, lose, lightOn);
            input logic Clock, Reset;
 3
             //gravity is true when there is no input from key
 4
 5
6
7
8
9
            input logic gravity, R, NL, NR, high, low, lose;
            output logic lightOn;
            enum {on, off} ps, ns; // two possible state: on and off states
10
            //cominational logic for the ON and OFF states
11
12
            always_comb begin
13
                case(ps)
14
                   on: if((~low & gravity & ~R) | (~gravity & R & ~high)) begin //on when not low
     and the right key is pressed
15
                              ns = off:
16
                              end
17
                              else if(gravity & ~R & ~low) begin
18
19
                                 ns = off;
                              end
20
                          else begin
21
22
23
                             ns = on;
                          end
                   off:
                          if((gravity & NR & ~R) | (R & NL & ~gravity)) begin
24
25
26
27
28
29
                              ns = on;
                          else begin
                              ns = off;
                          end
                   endcase
30
                end
31
32
            always_comb begin
33
                case (ps)
34
35
                   on : lightOn = 1'b1; //Outputs a light turned on if it's in the on state
off: lightOn = 1'b0; //Outputs a light turned off if it's in the on state
36
                endcase
37
            end
38
39
            always_ff @(posedge Clock) begin
40
                if(Reset) begin // if reset, normal light turns off
41
                   ps <= off;
42
43
                else if(lose) begin
44
                   ps <= ps;
45
                end
46
                else begin
47
                   ps \ll ns;
48
                end
49
            end
50
         endmodule
51
52
         module normalBird_testbench();
53
             logic Clock, Reset, gravity, R, NL, NR, high, low, lose;
54
55
            logic lightón;
56
            normalBird dut (Clock, Reset, gravity, R, NL, NR, high, low, lightOn, lose);
57
            // Set up a simulated clock.
59
            parameter CLOCK_PERIOD=100;
60
            initial begin
61
                clock <= 0;
62
                forever #(CLOCK_PERIOD/2) Clock <= ~Clock; // Forever toggle the clock</pre>
63
64
            // Set up the inputs to the design. Each line is a clock cycle.
65
            initial begin
66
67
                                            @(posedge Clock);
68
                Reset \leq 1;
                       @(posedge Clock);
69
                Reset \leftarrow 1;
                       @(posedge Clock);
70
                Reset \leftarrow 1;
```

```
@(posedge Clock);
                    Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b0; NR <=1'b1; high <= 1'b0; low <= 1'b1; lose <= 1'b0; repeat(3) @(posedge Clock);
71
                                                                                      repeat(3) @(posedge Clock);
gravity <= 1'b1; R <= 1'b0; NL <= 1'b0; NR <=1'b1; high <= 1'b1; low <=</pre>
72
                                                Reset \leftarrow 0;
                    1'b0; lose <= 1'b0;
                                                                                            repeat(3)
                                                                                                                                     @(posedge Clock);
73
                                                Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b1; NR <= 1'b0; high <= 1'b1; low <=
                    1'b0; lose <= 1'b0;
                                                                                            repeat(3)
                                                                                                                                     @(posedge Clock);
74
                                                                                         gravity <= 1'b1; R <= 1'b0; NL <= 1'b1; NR <= 1'b0; high <= 1'b1; low <=
                    1'b0; lose <= 1'b1;
                                                                                             repeat(3)
                                                                                                                                      @(posedge Clock);
75
                                                                                         gravity = 1'b0; R = 1'b1; NL = 1'b0; NR = 1'b0; high = 1'b0; low = 1'b0; 
                    1'b1; lose <= 1'b0;
                                                                                            repeat(3)
                                                                                                                                     @(posedge Clock);
76
                                                Reset \leftarrow 1;
                                                                     @(posedge Clock);
                                                Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b1; NR <= 1'b1; high <= 1'b1; low 
77
                                                                                          repeat(3) @(posedge Clock);
gravity <= 1'b1; R <= 1'b0; NL <= 1'b1; NR <=1'b0; high <= 1'b0; low <=</pre>
                     1'b0; lose <= 1'b1;
78
                                                                                            repeat(3)
                                                                                                                                     @(posedge clock);
                    1'b1; lose <= 1'b1;
                                                                                         gravity <= 1'b0; R <= 1'b1; NL <= 1'b0; NR <=1'b1; high <= 1'b0; low <=
79
                                                                                            repeat(3)
                    1'b1; lose <= 1'b1;
                                                                                                                                     @(posedge Clock);
80
                                                                                         gravity <= 1'b1; R <= 1'b0; NL <= 1'b0; NR <= 1'b1; high <= 1'b1; low <=
                                                                                                                                     @(posedge Clock);
                     1'b0; lose <= 1'b0;
                                                                                            repeat(3)
81
82
                                                Reset \leftarrow 1;
83
                                                Reset <= 0; gravity <= 1'b0; R <= 1'b1; NL <= 1'b1; NR <= 1'b0; high <= 1'b1; low
                 84
                 <= 1'b0; lose <= 1'b1; repeat(4)
                                                                                                                                         @(posedge Clock);
85
                                                                                                                                   @(posedge Clock);
                                                $stop;// End of simulation
86
87
                                      end
```

```
module playerInput (Clock, Reset, final_in, final_out);
             //The output for the player's input
             output logic final_out;
//The inputs for the clock, the reset and the player input
input logic Clock;
 3
 4
5
6
7
8
9
             input logic Reset;
             input logic final_in;
             enum {np, p} ps, ns; //state variables for pressed(p) and not pressed(np)
10
11
             always_comb begin
12
13
                case(ps)
                    np:
                           if(final_in) begin //If it's not pressed, assign new state
14
                               final_out = 1'b1;
15
16
17
                           end else begin
                              final_out = 1'b0;//Else it will remain not pressed
ns = np;//Remains in the current state
18
19
20
21
22
23
24
25
26
27
                    p:
                           if(final_in) begin//If it's pressed, output is 0 to prevent holding
                               final_out = 1'b0;
                              ns_= p;//Remains in the same state if it's held
                           end else begin
                               final_out = 1'b0;
                               ns = np;//Goes to not pressed state if player lets go of key
                           end
28
                endcase
29
30
             end
31
             always_ff @(posedge Clock) begin
32
             if(Reset) begin
33
                ps <= np; //Start with not pressed when reset starts the game
34
             end else begin
35
                ps <= ns; //New state becomes present state</pre>
36
             end
37
         end
38
         endmodule
39
40
         module playerInput_testbench();
41
             logic final_out;
42
43
             logic Clock;
44
             logic Reset;
45
             logic final_in;
46
47
             playerInput dut (Clock, Reset, final_in, final_out);
48
49
             // Set up a simulated clock to toggle (from low to high or high to low)
50
             // every 50 time steps
51
             parameter CLOCK_PERIOD=100;
52
53
54
55
56
             initial begin
                clock <= 0;
                forever #(CLOCK_PERIOD/2) Clock <= ~Clock;//toggle the clock indefinitely</pre>
         //Sets up possible combinations for simulations
57
         //Each line represents a clock cycle.
58
         // Simulation sends the state machine into both possible states
59
             initial begin
60
                                                                      @(posedge Clock);
                                                                      @(posedge Clock);//reset on
61
                Reset <=1;
                              final_in <= 16'b1;
final_in <= 16'b0;</pre>
                                                                      @(posedge Clock);
62
                Reset <=1;
                                                        repeat (4)
63
                Reset \leq 0;
                                                        repeat (4)
                                                                      @(posedge Clock);//Checks for player
      presses key
                                                        repeat(4)
64
                               final_in <= 16'b1;
                                                                      @(posedge Clock);
                               final_in <= 16'b0;
65
                                                        repeat (4)
                                                                      @(posedge Clock);
66
                               final_in <= 16'b0;
                                                        repeat (4)
                                                                      @(posedge Clock);
                              final_in <= 16'b1;
final_in <= 16'b0;
final_in <= 16'b1;
final_in <= 16'b1;
67
68
69
70
71
72
                                                        repeat(4)
                                                                      @(posedge Clock);
                                                                      @(posedge Clock);
@(posedge Clock);//Check for holding
                                                        repeat (4)
                                                        repeat (4)
                                                        repeat (4)
                                                                      @(posedge Clock);
                               final_in <= 16'b1;
                                                        repeat (4)
                                                                      @(posedge Clock);
                               final_in <= 16'b1;
                                                        repeat (4)
                                                                      @(posedge Clock);
73
                                                        repeat(4)
                                                                      @(posedge Clock);
                               final_in <= 16'b1;
                $stop; //end the simulation
             end
```

```
module metaStable (Clock, Reset, player_in, player_out);
          //The output for the player's input
          output logic player_out;
//The inputs for the clock, the reset and the player input
input logic Clock;
input logic Reset;
 3
 4
 5
6
7
          input logic player_in;
 8
 9
          //Assings the player input as the output based on the clock, unless it's reset it
      assings 0
10
          always_ff @(posedge Clock) begin
11
              if(Reset) begin
                  player_out <= 1'b0; //Outputs 0 if it's in reset
12
13
              end else begin
14
                  player_out <= player_in; //Outputs the player's input when it's time</pre>
15
              end
16
          end
17
18
      endmodule
19
20
      module metaStable_testbench ();
21
22
23
          logic player_out;
          logic Clock;
logic Reset;
24
25
26
27
28
29
          logic player_in;
          metaStable dut(Clock, Reset, player_in, player_out);
          // Set up a simulated clock to toggle (from low to high or high to low)
// every 50 time steps
30
31
          parameter CLOCK_PERIOD=100;
32
          initial begin
33
              clock <= 0
34
35
36
              forever #(CLOCK_PERIOD/2) Clock <= ~Clock;//toggle the clock indefinitely
37
          //Sets up possible combinations for simulations
38
          //Each line represents a clock cycle.
39
          // Simulation sends the state machine into both possible states
40
              initial begin
41
                                                                repeat(1) @(posedge Clock);
repeat(1) @(posedge Clock); //reset on
repeat(4) @(posedge Clock); //Test different
42
43
              Reset \leftarrow 1;
44
              Reset \leftarrow 1;
                                 player_in <= 1'b1;
      player inputs
45
              Reset \leftarrow 0;
                                 player_in \ll 1'b0;
                                                                repeat(4) @(posedge Clock);
                                 player_in <= 1'b1;
player_in <= 1'b0;
player_in <= 1'b1;
player_in <= 1'b1;
46
                                                                repeat(4) @(posedge Clock);
                                                                repeat(4) @(posedge Clock);
repeat(4) @(posedge Clock);
repeat(4) @(posedge Clock); //Test player
47
48
              Reset <= 1;</pre>
49
      inputs with reset
50
                                 player_in <= 1'b0;
                                                                repeat(4) @(posedge Clock);
51
                                 player_in <= 1'b1;
                                                                repeat(4) @(posedge Clock);
52
53
                                 player_in <= 1'b0;
                                                                repeat(4) @(posedge Clock);
              $stop; // End the simulation.
          end
55
      endmodule
```

```
//This module divides the on-board FPGA clock at 50Mhz to
//divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz,
//[24] = 1.5Hz, [25] = 0.75Hz, ...and so on.
module clock_divider (clock, reset, divided_clocks);
input logic reset, clock;
output logic [31:0] divided_clocks = 0;
always_ff @(posedge clock) begin
divided_clocks <= divided_clocks + 1;
end
endmodule</pre>
```

```
// A driver for the 16\mathrm{x}16\mathrm{x}2 LED display expansion board.
            // Read below for an overview of the ports.
  3
            // IMPORTANT: You do not need to necessarily modify this file. But if you do, be sure you
            know what you are doing.
            // FREQDIV: (Parameter) Sets the scanning speed (how often the display cycles through rows)
  6
           //
                                       The CLK input divided by 2^(FREQDIV) is the interval at which the driver
           switches rows.
            // GPIO_1: (Output) The 36-pin GPIO1 header, as on the DE1-SoC board.
                 RedPixels: [(Input) A 16x16 array of logic items corresponding to the red pixels you'd
  8
           like to have lit on the display.
  9
                 GrnPixels: (Input) A 16x16 array of logic items corresponding to the green pixels you'd
            ĺike to have lit on the display.
           // EnableCount: (Input) Whether to continue moving through the rows.
10
            // CLK: (Input) The system clock.
11
            // RST: (Input) Resets the display driver. Required during startup before use.
12
           module LEDDriver #(parameter FREQDIV = 0) (GPIO_1, RedPixels, GrnPixels, EnableCount, CLK,
13
           RST);
                    output logic [35:0] GPIO_1;
input logic [15:0][15:0] RedPixels ;
input logic [15:0][15:0] GrnPixels ;
14
15
16
17
                     input logic EnableCount, CLK, RST;
18
19
                     reg [(FREQDIV + 3):0] Counter;
                     logic [3:0] RowSelect;
20
                     assign RowSelect = Counter[(FREQDIV + 3):FREQDIV];
21
22
23
                     always_ff @(posedge CLK)
24
25
                     begin
                               if(RST) Counter <= 'b0;
if(EnableCount) Counter <= Counter + 1'b1;</pre>
26
27
                     end
                     assign GPIO_1[35:32] = RowSelect;
assign GPIO_1[31:16] = { GrnPixels[RowSelect][0], GrnPixels[RowSelect][1], GrnPixels[
29
30
           RowSelect][2], GrnPixels[RowSelect][3], GrnPixels[RowSelect][4], GrnPixels[RowSelect][5],
GrnPixels[RowSelect][6], GrnPixels[RowSelect][7], GrnPixels[RowSelect][8], GrnPixels[
RowSelect][9], GrnPixels[RowSelect][10], GrnPixels[RowSelect][11], GrnPixels[RowSelect][12],
GrnPixels[RowSelect][13], GrnPixels[RowSelect][14], GrnPixels[RowSelect][15] };
assign[GPI0_1[15:0] = { RedPixels[RowSelect][0], RedPixels[RowSelect][1], RedPixels[1], RedPixels[1],
31
           RowSelect][2], RedPixels[RowSelect][3], RedPixels[RowSelect][4], RedPixels[RowSelect][5], RedPixels[RowSelect][6], RedPixels[RowSelect][7], RedPixels[RowSelect][8], RedPixels[RowSelect][9], RedPixels[RowSelect][10], RedPixels[RowSelect][11], RedPixels[RowSelect][12], RedPixels[RowSelect][13], RedPixels[RowSelect][14], RedPixels[RowSelect][15] };
32
           endmodule
34
           module LEDDriver_Test();
                     logic CLK, RST, EnableCount;
logic [15:0][15:0]RedPixels;
logic [15:0][15:0]GrnPixels;
logic [35:0] GPIO_1;
35
36
37
38
39
40
                     LEDDriver #(.FREQDIV(2)) Driver(.GPIO_1, .RedPixels, .GrnPixels, .EnableCount, .CLK, .
           RST);
41
42
                     initial
43
                     begin
44
                               CLK \ll 1'b0;
45
                               forever #50 CLK <= ~CLK;
46
                     end
47
48
                     initial
49
                     begin
                              EnableCount <= 1'b0;
RedPixels <= '{default:0};
GrnPixels <= '{default:0};</pre>
50
51
52
53
54
55
                               @(posedge CLK);
                              RST <= 1; @(posedge CLK);
RST <= 0; @(posedge CLK);</pre>
56
57
58
                               @(posedge CLK); @(posedge CLK); @(posedge CLK);
                              GrnPixels[1][1] <= 1'b1; @(posedge CLK);
EnableCount <= 1'b1; @(posedge CLK); #1000;
RedPixels[2][2] <= 1'b1;
RedPixels[3][2] <= 1'b1;</pre>
59
60
61
                               RedPixels[2][3] \leftarrow 1'b1;
62
```

```
GrnPixels[2][3] <= 1'b1; @(posedge CLK); #1000;
EnableCount <= 1'b0; @(posedge CLK); #1000;
GrnPixels[1][1] <= 1'b0; @(posedge CLK);</pre>
 64
 65
 66
                $stop;
 67
 68
           end
 69
       endmodule
 70
 71
      module LEDDriver_TestPhysical (CLOCK_50, RST, Speed, GPIO_1);
           input logic CLOCK_50, RST;
input logic [9:0] Speed;
output logic [35:0] GPIO_1;
logic [15:0][15:0]RedPixels;
 72
 73
 74
75
 76
            logic [15:0][15:0]GrnPixels;
 77
            logic [31:0] Counter;
 78
79
           logic EnableCount;
           LEDDriver #(.FREQDIV(15)) Driver (.CLK(CLOCK_50), .RST, .EnableCount, .RedPixels, .
 80
      GrnPixels, .GPIO_1);
 81
                                        F E D C B A 9 8 7 6 5 4 3 2 1 0
 82
 83
                                      assign RedPixels[00] =
 84
           assign RedPixels[01]
                                       \{1,1,0,0,0,0,0,0,0,0,0,0,0,0,1,1\};
                                   = \{\{1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,1\};
 85
           assign RedPixels[02]
           assign RedPixels [03] = [\{1,0,1,1,0,0,0,0,0,0,0,0,1,1,0,1\}]
 86
                                     87
           assign RedPixels[04] =
           assign RedPixels [05] = [1,0,1,0,1,1,0,0,0,0,1,1,0,1,0,1]
 88
           assign RedPixels [06] = [1,0,1,0,1,0,1,1,1,1,0,1,0,1,0,1]
 89
                                  90
           assign RedPixels[07]
           assign RedPixels[08]
 91
           assign RedPixels[09]
 92
           93
 94
           assign RedPixels[12] =
                                     '{1,0,1,1,0,0,0,0,0,0,0,0,1,1,0,1};
 95
           96
 97
                                      98
           assign RedPixels[15] =
 99
100
           assign GrnPixels[00] =
                                      '{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1};
                                      '{0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0};
101
           assign GrnPixels[01] =
           assign GrnPixels[02] =
                                       \{0,1,1,0,0,0,0,0,0,0,0,0,0,1,1,0\};
102
                                    = \{0,1,0,1,1,1,1,1,1,1,1,1,1,0,1,0\} 
 = \{0,1,0,1,1,0,0,0,0,0,0,1,1,0,1,0\} 
103
           assign GrnPixels[03] =
104
           assign GrnPixels[04]
                                   = \left[ \left\{ \begin{array}{c} 0,1,0,1,0,1,1,1,1,1,1,1,0,1,0,1,0 \\ 0,1,0,1,0,1,1,1,1,1,1,1,1,1,0,1,0,1,0 \\ \end{array} \right]
           assign GrnPixels[05]
105
           assign GrnPixels[06] = \{0,1,0,1,0,1,1,0,0,1,1,0,1,0,1,0,1,0\}
assign GrnPixels[07] = \{0,1,0,1,0,1,0,1,0,0,1,0,1,0,1,0\}
106
107
           108
           assign GrnPixels[09] = '{0,1,0,1,0,1,0,0,1,1,0,1,0,1,0,1,0}

assign GrnPixels[10] = '{0,1,0,1,0,1,1,1,1,1,1,0,1,0,1,0}

assign GrnPixels[11] = '{0,1,0,1,1,0,0,0,0,0,0,1,1,0,1,0}

assign GrnPixels[12] = '{0,1,0,1,1,1,1,1,1,1,1,1,1,1,0,1,0}
109
110
111
112
           113
114
           assign GrnPixels [15] = \{1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1\};
115
116
           always_ff @(posedge CLOCK_50)
117
118
           begin
                if(RST) Counter <= 'b0;</pre>
119
120
                else
121
                begin
122
                     Counter <= Counter + 1'b1;
123
                     if(Counter >= Speed)
124
                     begin
125
                         EnableCount <= 1'b1;</pre>
126
                         Counter <= 'b0;
127
128
                     else EnableCount <= 1'b0;</pre>
129
130
           end
131
       endmodule
```

```
module shift_pipes(Clock, Reset, newpattern, lose, out);
            input logic Clock, Reset, lose;
input logic [15:0] newpattern;
output logic [15:0] out;
 2
 3
 4
 5
6
7
             always_ff @(posedge Clock) begin
                if(Reset) begin
 8
9
                    out <= 16<sup>T</sup>b0; //16 is a 16 bit result
                end
10
                else if (lose) begin
11
                    out <= out;
12
                end
13
                else begin
14
                    out <= newpattern; //out becomes a new patter
15
                end
16
             end
17
18
         endmodule
19
20
         module shift_pipes_testbench();
             logic Clock, Reset, lose;
logic [15:0] newpattern;
logic [15:0] out;
21
22
23
24
25
             shift_pipes dut(Clock, Reset, newpattern, lose, out);
26
27
             // Set up a simulated clock to toggle (from low to high or high to low)
28
             // every 50 time steps
29
30
             parameter CLOCK_PERIOD = 100;
             initial begin
31
                clock <= 0;
32
                forever #(CLOCK_PERIOD/2) Clock <= ~Clock;//toggle the clock indefinitely</pre>
33
             end
34
35
             //Sets up possible combinations for simulations
36
             //Each line represents a clock cycle.
37
             // Simulation sends the state machine into both possible states
38
             initial begin
39
                                                                                    repeat(1) @(posedge Clock
40
      );
                                                                                    repeat(1) @(posedge Clock
41
                Reset \leftarrow 1;
      ); //reset on
42
                                  newpattern <= 16'b1100111111111111;
                                                                                    repeat(4) @(posedge Clock
                Reset \leftarrow 0;
      );
43
                Reset \leftarrow 1;
                                                                                    repeat(4) @(posedge Clock
      );
44
                Reset \leftarrow 0;
                                  newpattern <= 16'b1111111100111111;</pre>
                                                                                    repeat(4) @(posedge Clock
      );
45
                                  newpattern <= 16'b100111111111111;
                                                                                    repeat(4) @(posedge Clock);
                                  newpattern <= 16'b11111111111110011;</pre>
                                                                                    repeat(4) @(posedge Clock
46
      );
47
                                  newpattern <= 16'b1111100111111111;
                                                                                    repeat(4) @(posedge Clock
      );
48
                                  newpattern <= 16'b1111111100111111;</pre>
                                                                                    repeat(4) @(posedge Clock
      );
49
                                  newpattern <= 16'b1110011111111111;</pre>
                                                                                    repeat(4) @(posedge Clock);
                                  newpattern <= 16'b1100111111111111;
                                                                                    repeat(4) @(posedge Clock);
50
51
                                                                                    repeat(1) @(posedge Clock
                Reset \leftarrow 1;
      ); //reset on
52
                $stop; // End the simulation.
53
             end
54
         endmodule
```

```
module LFSR2(Clock, Reset, out);
 3
             input logic Clock, Reset;
output logic [3:0] out;
 4
 5
6
7
8
9
             logic connection;
            assign connection = ~(out[0] ^ out[1]); //XNOR out1 and out0
             always_ff @(posedge Clock) begin
10
                if(Reset) begin
                    out <= 4'b0000; //4 bit output
11
12
                end
13
                else begin
                    out <= {connection, out[3:1]};//DFf moves from connections to 2-3 and replaces
14
     Dffs q1 to be
15
                                                       //the result of connection
16
                end
             end
17
18
         endmodule
19
20
21
         module LFSR2_testbench();
22
             logic Clock, Reset;
23
             logic [3:0] out;
24
25
26
27
28
29
            LFSR2 dut (Clock, Reset, out);
             // Set up a simulated clock to toggle (from low to high or high to low)
             // every 50 time steps
             parameter CLOCK_PERIOD = 100;
30
31
32
33
             initial begin
                clock <= 0;
                forever #(CLOCK_PERIOD/2) Clock <= ~Clock; //toggle the clock indefinitely</pre>
             end
34
35
             //Sets up possible combinations for simulations
36
             //Each line represents a clock cycle.
37
             initial begin
38
                                            @(posedge Clock);
39
                Reset <= 1;
Reset <= 0; repeat(3)</pre>
                                            @(posedge Clock); // Always reset FSMs at start
40
                                            @(posedge Clock);
                                            @(posedge Clock);
@(posedge Clock);
41
42
                Reset \leftarrow 1;
                                            @(posedge Clock);
43
                Reset <= 0; repeat(3)</pre>
44
                                            @(posedge Clock);
45
                                            @(posedge Clock);
                Reset \leftarrow 1;
46
47
                Reset <= 0; repeat(3)</pre>
                                            @(posedge Clock);
                                            @(posedge Clock);
48
                                            @(posedge Clock);
49
                                            @(posedge Clock);
50
51
                                            @(posedge Clock);
                                            @(posedge Clock);
                $stop; // End the simulation.
53
             end
         endmodule
```

```
module gameOver(pipe, bird, lose);
  input logic [15:0] bird, pipe;
  output logic lose;
 2
3
 4
                     logic hit0, hit1, hit2, hit3, hit4, hit5;
logic hit6, hit7, hit8, hit9, hit10, hit11;
 5
6
7
8
9
                     logic hit12, hit13, hit14, hit15;
                    assign hit0 = pipe[0] & bird[0];
assign hit1 = pipe[1] & bird[1];
assign hit2 = pipe[2] & bird[2];
assign hit3 = pipe[3] & bird[3];
assign hit4 = pipe[4] & bird[4];
assign hit5 = pipe[5] & bird[5];
assign hit6 = pipe[6] & bird[6];
assign hit7 = pipe[7] & bird[7];
assign hit8 = pipe[8] & bird[7];
assign hit9 = pipe[9] & bird[9];
assign hit10 = pipe[10] & bird[10];
assign hit11 = pipe[11] & bird[11];
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
                     assign hit11 = pipe[11] & bird[11];
                     assign hit12 = pipe[12] & bird[12];
                    assign hit12 = pipe[12] & bird[13];
assign hit14 = pipe[14] & bird[14];
assign hit15 = pipe[15] & bird[15];
                     //you losse if any of these logic combinations happen
                     assign lose = hit0 | hit1 | hit2 | hit3 | hit4 | hit5 | hit6 | hit7 | hit8 | hit9 | hit10 | hit11 |
28
29
30
                                                hit12 | hit13 | hit14 | hit15;
               endmodule
31
32
               module gameOver_testbench ();
33
                     logic [15:0] bird, pipe;
34
35
                     logic lose;
36
37
               gameOver dut (bird, pipe, lose);
38
                     initial begin
39
                           bird = 16'b0000000000000001; pipe = 16'b111111111111100; #10; //pass
40
                          bird = 16'b00000000100000000; pipe = 16'b10011111111111111; #10; //hit
bird = 16'b0000010000000000; pipe = 16'b1111100111111111; #10; //pass
bird = 16'b0000000000000000; pipe = 16'b1111001111111111; #10; //hit
41
42
43
44
                     end
45
               endmodule
```

```
3
  4
 5
6
7
 8
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
75
76
```

```
module clock_counter (Clock, Reset, out);
   input logic Clock, Reset;
   output logic out;
   //state variables for present states and new states of pipe gaps
   enum {pattern, gap1, gap2, gap3, gap4} ps, ns;
// This logic describes all the possible state transitions from ps to ns
always_comb begin
    case (ps)
              pattern:
                            begin
                                out = 1'b1;
                                ns = gap1;
                            end
              gap1:
                            begin
                                out = 1'b0;
                                ns = qap2;
                            end
              gap2:
                            begin
                                out = 1'b0;
                                ns = gap3;
                            end
              gap3:
                            begin
                                out = 1'b0;
                                ns = gap4;
                            end
              gap4:
                            begin
                                out = 1'b0;
                                ns = pattern;
                            end
       endcase
   end
   // D Flip Flop implementation (DFFs)
   always_ff @(posedge Clock) begin
       if (Reset) begin
              ps <= pattern;</pre>
       end
       else begin
          ps <= ns; //Otherwise, advances to next state in state diagram
       end
   end
endmodule
   module clock_counter_testbench();
   logic Clock, Reset;
   logic out;
   clock_counter dut(Clock, Reset, out);
   // Set up a simulated clock to toggle (from low to high or high to low)
   // every 50 time steps
   parameter CLOCK_PERIOD = 100;
   initial begin
       clock <= 0
       forever #(CLOCK_PERIOD/2) Clock <= ~Clock;//toggle the clock indefinitely</pre>
   end
   //Sets up possible combinations for simulations
   //Each line represents a clock cycle.
    initial begin
                        repeat(2) @(posedge Clock);
repeat(3) @(posedge Clock);
repeat(3) @(posedge Clock);
       Reset \leftarrow 1;
       Reset \leftarrow 0;
                         repeat(3) @(posedge Clock);
                         repeat(3) @(posedge Clock);
                        repeat(3) @(posedge Clock);
repeat(3) @(posedge Clock);
repeat(3) @(posedge Clock);
repeat(3) @(posedge Clock);
       Reset \leftarrow 1;
       Reset \leftarrow 0;
                         repeat(3) @(posedge Clock);
                         repeat(3) @(posedge Clock);
       $stop; // End the simulation.
   end
endmodule
```

```
module score(Clock, Reset, lose, increaseIN, increaseout, HEX);
             input logic Clock, Reset;
input logic lose, increaseIN;
 3
 4
             output logic [6:0] HEX;
output logic increaseout;
 5
 6
7
 8
             // State variables, resets to 0 after 9
             enum { zero, one, two, three, four, five, six, seven, eight, nine } ps, ns;
10
11
             // Next State logic
12
             always_comb begin
                case (ps)
13
14
                    zero: if(increaseIN) begin
                               HEX = 7'b00001\overline{1}0; //1
15
16
17
                               increaseout = 1'b0;
                               ns = one;
18
                           end
19
20
21
22
23
24
25
26
27
28
29
30
31
                           else begin
                               HEX = 7'b01111111;
                               increaseout = 1'b0; //0
                               ns = zero;
                           end
                           if(increaseIN) begin
                    one:
                               HEX = 7'b1011011;
                               increaseout = 1'b0;
                               ns = two;
                           end
                           else begin
                               HEX = 7'b0000110; //1
                               increaseout = 1'b0;
32
33
34
35
                               ns = one;
                           end
                    two:
                           if(increaseIN) begin
                               HEX = 7'b1001111; //3
36
37
                               increaseout = 1'b0;
                               ns = three;
38
                           end
39
                           else begin
40
                               HEX = 7'b1011011; //2
41
                               increaseout = 1'b0;
42
                               ns = two;
43
44
                               if(increaseIN) begin
                    three:
                               HEX = 7'b1100110; //4
45
46
                               increaseout = 1'b0;
47
                               ns = four;
48
                           end
49
                           else begin
                               HEX = 7'b1001111; //3
50
51
52
53
54
55
56
57
                               increaseout = 1'b0;
                               ns = three;
                           end
                    four: if(increaseIN) begin
                               HEX = 7'b1101101; //5
                               increaseout = 1'b0;
                               ns = five;
58
59
                           end
                           else begin
60
                               HEX = 7'b1100110; //4
                               increaseout = 1'b0;
61
62
                               ns = four;
63
                           end
64
                    five: if(increaseIN) begin
65
                               HEX = 7'b1111101; //6
                               increaseout = 1'b0;
66
67
                               ns = six;
68
69
70
71
72
73
74
75
76
                           end
                           else begin
                               HEX = 7'b1101101; //5
                               increaseout = 1'b0;
                               ns = five;
                           end
                    six: if(increaseIN) begin
                               HEX = 7'b0000\bar{1}11;
                               increaseout = 1'b0;
```

```
Date: June 06, 2022
                                                     score.sv
                               ns = seven;
   78
                            end
                            else begin
   79
                                HEX = 7'b1111101; //6
   80
                                increaseout = 1'b0;
   81
                                ns = six;
                            end
   84
                      seven: if(increaseIN) begin
   85
                               HEX = 7'b11111111; //8
   86
                                increaseout = 1'b0;
   87
                                ns = eight;
   88
                         end
                         else begin
   89
   90
                            HEX = 7'b0000111; //7
   91
                            increaseout = 1'b0;
   92
                            ns = seven;
   93
   94
                      eight: if(increaseIN) begin
   95
                            HEX = 7'b1101111; 7/9
   96
                            increaseout = 1'b0;
   97
                            ns = nine;
   98
                         end
                         else begin
   99
                            HEX = 7'b11111111; //8
  100
  101
                            increaseout = 1'b0;
  102
                            ns = eight;
  103
                         end
                      nine: if(increaseIN) begin
  104
                            HEX = 7'b0111111; //0
  105
  106
                            increaseout = 1'b1;
 107
                            ns = zero;
  108
                         end
  109
                         else begin
                            HEX = 7'b11011111; //9
  110
  111
                            increaseout = 1'b0;
  112
                            ns = nine;
  113
                         end
 114
               endcase
            end
 115
  116
               always_ff @(posedge Clock) begin
  117
  118
                  if(Reset) begin
                      ps <= zero;
 120
                  end
  121
                  else if(lose) begin
                      ps <= ps;
  123
                  end
  124
                  else begin
  125
                      ps <= ns;
  126
               end
 127
 128
            endmodule
  129
 130
           module score_testbench();
                logic Clock, Reset;
logic lose, increaseIN;
  131
 133
 134
                logic [6:0] HEX;
  135
                logic increaseout;
 136
  137
  138
            score dut(.Clock, .Reset, .lose, .increaseIN, .increaseout, .HEX);
  139
 140
               // Set up a simulated clock to toggle (from low to high or high to low)
               // every 50 time steps
 141
  142
               parameter CLOCK_PERIOD=100;
 143
               initial begin
 144
               clock <= 0;
  145
               forever #(CLOCK_PERIOD/2) Clock <= ~Clock; // Forever toggle the clock</pre>
 146
            end
 147
            //Sets up possible combinations for simulations
```

//Each line represents a clock cycle.

initial begin

clock);

149

150

151

@(posedge

168

169

end

```
module pipes(LFSR2_out, pattern, generate_clock);
           input logic [3:0] LFSR2_out;
 3
           output logic [15:0] pattern;
 4
           input logic generate_clock;
 5
 6
7
           always_comb begin
              case (LFSR2_out)
                 4'b0000:
 8
 9
                     if(generate_clock) begin
10
                        pattern = 16'b1111110011111111; end // 0
11
                     else begin
                        pattern = 16'b0;
12
13
14
                  4'b0001:
15
16
                  if(generate_clock) begin
17
                     18
                  else begin
19
                     pattern = 16'b0;
20
                     end
21
22
                  4'b0010:
23
                  if(generate_clock) begin
24
                     pattern = 16'b110011111111111; end// 2
25
                  else begin
26
                     pattern = 16'b0;
27
                     end
28
29
                  4'b0011:
30
                  if(generate_clock) begin
31
                     pattern = 16'b1110011111111111; end// 3
32
                  else begin
33
                     pattern = 16'b0;
34
                     end
35
                  4'b0100:
36
37
                  if(generate_clock) begin
38
                     pattern = 16'b1111001111111111; end// 4
39
                  else begin
40
                     pattern = 16'b0;
41
                     end
42
43
                  4'b0101:
44
                  if(generate_clock) begin
45
                     pattern = 16'b1111100111111111; end// 5
46
                  else begin
47
                     pattern = 16'b0;
48
                     end
49
50
                  4'b0110:
51
                  if(generate_clock) begin
52
                     pattern = 16'b1111110011111111; end// 6
53
                  else begin
54
                     pattern = 16'b0;
55
                     end
56
57
                  4'b0111:
58
                  if(generate_clock) begin
59
                     pattern = 16'b1111111001111111; end// 7
60
                  else begin
61
                     pattern = 16'b0;
62
                     end
63
64
                  4'b1000:
                  if(generate_clock) begin
65
                     pattern = 16'b111111111001111111; end// 8
66
67
                  else begin
                     pattern = 16'b0;
68
69
                     end
70
71
                  4'b1001:
                  if(generate_clock) begin
73
                     pattern = 16'b1111111110011111; end// 9
74
                  else begin
75
76
                     pattern = 16'b0;
```

```
78
                    4'b1010:
 79
                    if(generate_clock) begin
                        pattern = 16'b1111111111001111; end// 10
 80
 81
                    else begin
                       pattern = 16'b0;
 82
 83
                       end
 84
 85
                    4'b1011:
 86
                    if(generate_clock) begin
 87
                       pattern = 16'b1111111111100111; end// 11
 88
                    else begin
                       pattern = 16'b0;
 89
 90
                       end
 91
 92
                    4'b1100:
 93
                    if(generate_clock) begin
 94
                        pattern = 16'b1111111111110011; end// 12
 95
                    else begin
 96
                       pattern = 16'b0;
 97
                        end
 98
 99
                    4'b1101:
100
                    if(generate_clock) begin
101
                       pattern = 16'b1111111111111001; end // 13
102
                    else beain
103
                       pattern = 16'b0;
104
                       end
105
                    4'b1110:
106
107
                    if(generate_clock) begin
                        pattern = 16'b1111111111111100; end// 14
108
109
                    else begin
                       pattern = 16'b0;
110
111
                       end
112
                    default: begin
113
                       pattern = 16'b00000000000000; // default
114
115
                 endcase
116
117
             end
          endmodule
118
119
120
          module pipes_testbench();
logic [3:0] LFSR2_out;
121
           logic [15:0] pattern;
122
123
           logic generate_clock;
124
125
           pipes dut(LFSR2_out ,pattern);
126
127
           integer i;
           integer j;
initial begin
128
129
130
             generate\_clock = 1'b1;
             for(i = 0; i < 16; i++)
131
132
                 begin LFSR2_out = i; #10;
133
             end
134
135
             generate_clock = 1'b0;
136
             for(j = 0; j < 16; j++)
begin LFSR2_out = j; #10;
137
138
139
140
          end
141
      endmodule
142
143
```

Resource Utilization:




Figure 5. Screenshot of the Resource Utilization




Figure 6. Screenshot of the Resource Utilization Continued

A total of 536 resources were used in this project