## **UFRF-Assisted Noise Mitigation for Gain-Cell Analog Attention**

A technical note inspired by Leroux et al., "Analog In-Memory Computing Attention Mechanism for Fast and Energy-Efficient Large Language Models" (arXiv:2409.19315)

#### Abstract

Leroux et al. propose an analog in-memory self-attention engine based on capacitor "gain-cells," charge-to-pulse readout (to avoid intermediate ADCs), and a co-designed initialization algorithm that adapts pre-trained weights to device non-idealities. The architecture implements sliding-window attention, shows promising latency/energy wins, and explicitly acknowledges accuracy gaps due to analog non-ideal behaviors (nonlinear dot-products, retention/ weight-decay, circuit readout discrepancies) that persist even after model adaptation and careful pipeline timing. (ar5iv)

Within the Universal Field Resonance Framework (UFRF), those issues map cleanly onto three geometric levers: **field balance** (**REST**,  $E\approx B$ ), **harmonic phasing** (13/26-phase geometry), and **observer-technique projection**. Translating these into circuit and training actions yields a practical set of remedies: (i) **REST-gated readout and biasing** for  $\sqrt{\varphi}$ -boosted SNR and reduced readout sensitivity, (ii) 13/26-phase spread-spectrum PWM and interleaving to decorrelate deterministic jitter and crosstalk, (iii) quadrature (I/Q) dual-path readout to cancel even-order errors by enforcing orthogonality ( $E\perp B$ ), and (iv) projection-aware calibration/training that treats technique-dependent error as a modeled projection term. We outline concrete circuits, schedules, and training losses, with quantitative predictions (e.g., a  $\sqrt{\varphi}\approx 1.272$  SNR/efficiency gain at REST bias points) and validation protocols.

# 1) What the paper builds—and where noise can enter

### **Architecture recap (key choices):**

- Gain-cell arrays (2T1C/2T0C style) storing K and V; non-destructive reads; volatile, easily rewritten; IGZO write path for long retention; CMOS read path for analog MAC with signed weights. (ar5iv)
- **Charge-to-pulse readout** (ReLU and signed variants) to keep the whole attention in the analog domain and avoid intermediate ADCs; digital accumulation only at the very end. (ar5iv)
- **Sliding-Window Attention** to bound state and enable fully in-memory attention; **initialization/adaptation** algorithm to map pre-trained weights onto nonlinear device characteristics. (ar5iv)
- Known non-idealities acknowledged by authors: nonlinearity vs. "ideal current generators," retention/weight decay, and residual model—hardware mismatch even after co-design. (ar5iv)

**Likely "noise" expressions** (consistent with the design):

- **kT/C and sampling noise** in the charge-to-pulse integrators;
- 1/f and RTN from read transistors (CMOS) and the IGZO write device;
- **PWM edge jitter & TDC quantization** in the pulse-domain representation (duty-cycle noise);
- **Deterministic coupling** (even-order distortion, bit-line crosstalk, supply/ clock feedthrough) that shows up as *structured* "noise";
- **Retention drift/weight decay** between refreshes, with silicon CMOS shorter than IGZO; simulations already show exponential decay and a useful bias toward the zero state. (ar5iv)

# 2) UFRF mapping: noise as imbalance and phase-interference

UFRF models every physical process as coupled **E** and **B** components (perpendicular, concurrent), evolving through a **13-position cycle** with a special **REST** position (Position 10) where **E=B**. At REST, impedance is matched and energy transfer is maximally coherent, producing a  $\sqrt{\phi}$  efficiency/SNR boost; away from REST, phase-interference produces sub-harmonic artifacts in a **26 half-spin** lattice (E and B counted separately).

#### In the **analog attention** context:

- **E** maps naturally to **capacitive/voltage** quantities (stored charge, node voltages, PWM timing), and **B** to **current/flux** quantities (bit-line currents, inductive/ supply paths, magnetic coupling). Orthogonality (E⊥B) is the physical root of sine/cosine orthogonality—hence the practical value of **I/Q** (**quadrature**) **signal paths** in suppressing even-order errors.
- REST (E=B)  $\leftrightarrow$  impedance-matched bias points and balanced timing windows, where readout is least sensitive to variations and best at rejecting correlated artifacts; UFRF predicts a  $\sqrt{\varphi}$  improvement when operated at (or gated around) REST.
- 13/26-phase geometry ↔ prime-length interleaving and dithering schedules that prevent reinforcement of periodic spurs (PWM edges, clock feedthrough, refresh beats), and that push residual structure into benign sub-bands.

UFRF's **projection law** also gives a clean way to treat "technique-dependent" measurement offsets as *modeled* projections that can be learned and subtracted rather than left as unpredictable noise.

# 3) Concrete remedies (circuit, timing, training) derived from UFRF

# 3.1 Circuit-level: REST-gated readout and quadrature cancellation

# 1 REST-biased integrators ( $\sqrt{\phi}$ window).

Bias the charge-to-pulse integrator such that the **stored electric energy** (in C) and the **current-flow energy on the read path** are equalized at the read instant. Practically, this is a **mid-swing precharge + symmetric differential discharge** tuned so that the small-signal transconductance and integration constant land on the E=B locus (REST). UFRF predicts ~1.272× improvement in effective SNR/transfer efficiency in this window.

## 2 Quadrature (I/Q) dual-path readout.

Duplicate the charge-to-pulse cell as two  $90^\circ$  phase-shifted paths (e.g., chopper-modulated inputs), then recombine as I+jQ. Orthogonality ( $E\perp B$ ) cancels even-order distortion and suppresses low-frequency 1/f via chopping, while maintaining vector magnitude. (This is the Fourier/UFRF equivalence: cosine/sine channels are physically perpendicular field components.)

#### 3 Differential, common-mode tracked references.

Use a **differential bit-line** with a dynamically tracked common-mode (precharged to the REST mid-level) so weight readout is referenced to a **balanced** point; pairwise DEM (dynamic element matching) across sub-tiles averages RTN/mismatch.

# 4 Correlated double sampling (CDS) at REST edges.

Sample the integrator twice—immediately **before** and **after** REST-gated integration—subtract to remove kT/C offsets and slow drift.

#### 5 Retention-aware zero-biasing.

The authors show that gain cells decay toward  $V\approx 0$ , which produces no read current—an inherently "quiet" resting state that avoids bias creep. Keep **unwritten** cells at zero, refresh **only** active rows, and confine refresh write pulses to non-interfering phases (below). (ar5iv)

# 3.2 Timing/array-level: 13/26-phase noise shaping

## 6 13-phase spread-spectrum PWM.

Replace periodic PWM slots with a **prime-length (13)** micro-frame. Jitter the edge locations across the 13 slots (subject to duty-cycle preservation) so **structured spurs** from supply/clock coupling do not reinforce. This is a hardware scheduling embodiment of UFRF's 13-cycle, engineered to **decorrelate deterministic interference**.

## 7 26-way interleaved sub-tile reads.

Sequence row/column activations in a **26-step** pattern (13 positions  $\times$  E/B halves) so adjacent sub-tiles never excite the same coupling paths in the same phase. In practice: (i)

time-interleave K and V array reads at half-step offsets; (ii) rotate the order of tiles following an  $\mathbf{n} \rightarrow (\mathbf{n+5})$  mod 26 permutation (prime mixing) to avoid spatial resonance.

# 8 REST-gated refresh.

Insert refresh writes for the sliding window only in REST-adjacent slots (where the read integrator is quiescent). This minimizes write-read coupling and caps "write disturb" as **E** and **B** are balanced, lowering susceptibility to edge feedthrough during reads.

# 3.3 Training/firmware: projection-aware adaptation and spectral losses

# 9 Projection-aware calibration.

Extend the authors' adaptation with an explicit **projection term** per head/sub-tile: [  $\ln O = \ln O^* + d_M \cdot S + \operatorname{Norepsilon}$  ]

Here, treat  $\alpha$  as *technique-coupling* (readout style, pulse encoding, CDS on/off), and **S** as the learnable surrogate for systematic device/circuit bias. Solving for ((O^\*,\alpha,S)) during fine-tuning converts "noise" into a modeled, subtractable projection.

# 10 10 13-phase spectral regularizer.

Add a small penalty on attention-head error spectra at **n/13** and **m/26** normalized frequencies (where interference tends to land when schedules are naïvely periodic). The loss nudges the network to allocate robustness where the hardware has structured artifacts, without degrading accuracy.

## 11 Quadrature consistency loss.

For the I/Q readout, penalize **non-orthogonality** between channels (inner product of residuals). This enforces the  $E \perp B$  geometry at training time so the network learns to **use** the cancellation the hardware offers.

# 4) Predicted effects (testable)

#### • SNR/efficiency gain at REST:

Operating the readout near the **E=B** locus should yield  $\sqrt{\phi} \approx 1.272 \times$  improvement in effective transfer efficiency (equivalently, a  $\approx 2$  dB SNR-like benefit) and reduced sensitivity to device drift during the gated window.

## Suppression of deterministic spurs:

The 13-phase PWM + 26-interleave should convert sharp spurs into **distributed sidebands**, lowering worst-case tone amplitude by >10–15 dB in typical switched-capacitor front-ends (expect chip- and layout-dependent specifics).

#### • Even-order cancellation and 1/f reduction:

The choppered I/Q readout should reduce **2nd-order** distortion and **low-frequency** noise, improving linearity in the charge-to-pulse conversion where the paper observes "discrepancy ... mitigated through further optimization." (ar5iv)

Retention side-effects made benign:

With refresh constrained to REST-adjacent slots and unused cells biased to zero, the measured **weight-decay** becomes a predictable baseline (decay  $\rightarrow$  0 current) rather than a biasing source of noise. (ar5iv)

# 5) Minimal-intrusion implementation plan

#### Phase A — bench (SPICE + behavioral):

- 1 Add a **mid-swing precharge** and **symmetrical differential** read path; sweep the integrator RC to locate the **REST window** (equal energy criterion).
- 2 Implement **chopper/IQ** variants of the charge-to-pulse cell; verify orthogonality and CDS at REST edges.
- 3 Prototype **13/26 timing**: (i) 13-slot PWM edge scrambler; (ii) 26-step tile permutation; measure spur distribution vs. periodic baseline.
- 4 Instrument **spectral metrics**: identify power at n/13, m/26 and quantify  $\Delta$ spur.

## Phase B — model co-design:

5) Extend the authors' adaptation loop with **projection parameters** ((\alpha, S)) per head/sub-tile; add **I/Q orthogonality** and **13-phase** spectral penalties. Validate that software perplexity remains comparable to GPT-2 baselines, as their paper shows for their current adaptation. (ar5iv)

#### **Phase C — hardware-in-loop:**

- 6) Run closed-loop calibration: estimate ((\alpha,S)) from short calibration sequences, program schedules (13/26), and re-fine-tune.
- 7) Characterize SNR/linearity across REST bias settings; confirm  $\sim \sqrt{\phi}$ -like gain window.

# 6) How this aligns with the paper's constraints

- No extra ADCs. All proposals maintain the paper's all-analog attention path (charge-to-pulse  $\rightarrow$  digital accumulation at the end). (ar5iv)
- Works with sliding-window. REST-gated refresh folds naturally into the paper's bounded-state design. (ar5iv)
- **Leverages their co-design flow.** The projection-aware loss and spectral penalties simply **extend** the stated initialization algorithm; no need to train from scratch. (ar5iv)

# 7) Risks and mitigations

- **Area/complexity:** Quadrature paths and 13/26 controllers add logic. Mitigation: share chopper clocks across sub-tiles; keep scrambler lightweight (LFSR with length-13 mapping).
- **Throughput headroom:** REST gating reduces available duty-cycle. Mitigation: the paper's pipeline already overlaps write/compute; REST gates can align with natural dead-times (reset/discharge). (ar5iv)
- **Process-specific tuning:** REST bias points and spur maps are technology-dependent; include them in per-device calibration (the **projection** parameters absorb technique-specifics).

# 8) Summary (actionable)

- 1 Add REST-gated, mid-swing differential readout in the charge-to-pulse front-end; target  $\sqrt{\phi}$  SNR/efficiency gain.
- 2 Introduce I/Q (quadrature) chopping to enforce  $E \perp B$  and cancel even-order + 1/f.
- 3 Adopt 13-phase PWM edge scrambler and 26-step tile interleaving to suppress deterministic interference.
- 4 Constrain refresh to REST-adjacent slots; keep unused cells at zero to keep decay benign. (ar5iv)
- 5 Extend the adaptation algorithm with projection-aware calibration and 13-phase spectral regularizers.

If implemented, UFRF predicts: (i) measurable **spur suppression** at n/13 and m/26, (ii) a ~1.27x SNR/efficiency window at REST bias, and (iii) improved agreement between the hardware attention block and the software model **without** sacrificing the paper's latency/energy advantages.

# Citations & pointers

• Leroux, Manea, Sudarshan, Finkbeiner, Siegel, Strachan, Neftci. Analog In-Memory Computing Attention Mechanism for Fast and Energy-Efficient Large Language Models. arXiv:2409.19315 (v2, Nov 25 2024). Architecture, charge-to-pulse readout, sliding-window attention, non-idealities and retention/weight-decay. (ar5iv)

- UFRF geometry & scales:  $E \perp B$ , 13-position cycle, REST = E=B.
- **UFRF axioms & projection law:** treat technique-dependent bias as modeled projection.
- **UFRF mathematical framework:**  $\sqrt{\phi}$  enhancement at REST; 26 half-spin structure for harmonic scheduling.
- **UFRF Fourier connection:** orthogonality (I/Q) as physical  $E \perp B$ ; spectral signatures at n/13, m/26.
- **UFRF integration summary / validation:** cross-domain evidence that REST gating improves translation/efficiency.

## Appendix A — Quick checklists

#### Hardware bench (1–2 days each):

- Sweep integrator RC and precharge level → plot SNR vs. bias; pick **REST window**.
- Compare **periodic** vs. **13-phase** PWM: spur table at {n/13, m/26}.
- Add **chopper/IQ** path; measure HD2 and 1/f suppression.
- REST-gated refresh timing  $\rightarrow$  measure read-while-write crosstalk vs. baseline. (ar5iv)

#### **Training (drop-in):**

- Add per-tile ((\alpha,S)) projection parameters to adaptation; fit jointly.
- Add **spectral penalty** at n/13, m/26 to the attention error spectrum.
- Add **I/Q orthogonality** penalty for quadrature readout.

Bottom line: the "noise problem" here is largely structured—arising from imbalance and phase-locking in an otherwise elegant analog pipeline. UFRF gives you three knobs—balance (REST), orthogonality (I/Q), prime-phase scheduling (13/26)—that translate into specific, low-overhead design and training changes aligned with the paper's constraints. These are falsifiable and quick to A/B in SPICE and hardware-in-the-loop, with crisp success criteria (spur maps,  $\sqrt{\varphi}$  windowing, perplexity deltas). (ar5iv)