

A025DN01 V3 Product Spec	Version	0.6
	Page	1/63

Doc. version:	0.6
Total pages:	63
Date:	2007/08/30

Product Specification 2.5" COLOR TFT-LCD MODULE

MODEL NAME: A025DN01 V3

- < ◆ > Preliminary Specification
- > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2007 AU Optronics All Rights Reserved, Do Not Copy.



A025DN01 V3 Product Spec	Version	0.6
	Page	2/63

Record of Revision

Version	Revise Date	Page	Content
0.0	2007/05/07		First draft
0.1	2007/05/11	10	Modify electrical characteristics.
0.1	2007/05/11	59	Design notes for interlace and non-interlce mode
0.2	2007/05/15		Add approval sheet
		11	Update Electrical characteristic. Vcdc=-0.07v
0.3	2007/05/25	50	Modify application circuit
0.4	2007/05/30	46	Note8, suggested current=20mA(typ.300nits,min.250nits)
		49	Add deviation value of dimension
0.5	2007/06/07	51	Add experiment data by customer and AUO
		50	Modify R2 value to 62K.
		11	Update Electrical characteristics
0.0	0007/00/00	23,24	Update YUV 720 and YUV 640 timing table
0.6	2007/08/30	33,44	Modify Register description R4 ,R90
		54~60	Update power on/off sequence



A025DN01 V3 Product Spec	Version	0.6
	Page	3/63

CUSTOMER APPROVAL SHEET

CUSTOMER	
MODEL	A025DN01 V3
CUSTOMER	
APPROVED	

APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.)	
APPROVAL FOR SPECIFICATIONS ONLY (Spec. ver.)	

☐ APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.)

■ APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0)

AUO

Sales	PM	BU Head
	97.03A34.300	



A025DN01 V3 Product Spec	Version	0.6
	Page	4/63

Contents

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	11
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.2 Electrical characteristics (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	12
3.4 Backlight driving conditions	12
4. Input timing AC characteristic	13
5. Input timing format	14
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	14
5.2 UPS052 timing	17
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)	17
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)	17
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.3 CCIR656 Timing	21
5.3.1 CCIR656 decoding	21
5.3.2 CCIR656 NTSC	22
5.3.3 CCIR656 PAL	22
5.4 YUV 720 and YUV 640 timing	23
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	23
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	23
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	24
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	24
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	27
6. Serial control interface AC characteristic	28
6.1 Timing chart	
6.2 The configuration of serial data at SDA terminal is at below	29
6.3 Register table(Default)	30
6.4 Register description	31
C. Optical specification (Note 1,Note 2, Note 3)	45
D. Reliability test items	47
E. Packing form	48
F. Outline dimension	49

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V3 Product Spec	Version	0.6
	Page	5/63

Application note	50
1. Application circuit	50
1.1 With external LED driver circuit	50
2. Power on/off sequence	52
2.1 Power on (Standby Disabling)	52
3.2 Power off (Standby Enabling)	53
3. Recommended power on/off serial command settings	54
3.1 UPS051	55
3.2 UPS052 320 mode	56
3.3 UPS052 360 mode	57
3.4 CCIR656	58
3.5 YUV 720	59
3.6 YUV 640	60
4. Power generation circuit	61
5. Design Notes for Interlace and non- Interlace operation	62



A025DN01 V3 Product Spec	Version	0.6	
	Page	6/63	

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	49.92 x 37.44	
3	Screen size (inch)	2.457 (Diagonal)	
4	Dot pitch (um)	52 x 156	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	59.63 x 43.7 x 2.7	Note 1
7	Weight (g)	14.5	
8	Panel surface treatment	Hard coating	

Note 1: Refer to F. Outline Dimension



A025DN01 V3 Product Spec	Version	0.6
	Page	7/63

B. Electrical specifications

1. Pin assignment

Pin no	Symbol	I/O	I/O	Description	Remark
PIII IIO	Syllibol	1/0	Structure	Description	nemark
1	VCOM	I	-	Panel common voltage	
2	GRB	- 1	Type 4	Global reset pin	
3	CS	I	Type 4	Serial command enable	
4	SDA	I	Type 2	Serial command data input	
5	SCL	I	Type 3	Serial command clock input	
6	HSYNC	I	Type 1	Horizontal sync input	
7	VSYNC	I	Type 1	Vertical sync input	
8	DCLK	I	Type 1	Data clock input	
9	D7	I	Type 1	Data input; MSB	
10	D6	I	Type 1	Data input	
11	D5	I	Type 1	Data input	
12	D4	I	Type 1	Data input	
13	D3	I	Type 1	Data input	
14	D2	I	Type 1	Data input	
15	D1	I	Type 1	Data input	
16	D0	I	Type 1	Data input; LSB	
17	GND	Р	-	Ground for digital circuit	
18	VDD	Р	-	System power	3.0V~3.6V
19	DVDD	С	-	Power setting capacitor connect pin	
20	V1	С	-	Power setting capacitor connect pin	
21	V2	С	-	Power setting capacitor connect pin	
22	V3	С	-	Power setting capacitor connect pin	
23	V4	С	-	Power setting capacitor connect pin	
24	VDD2	С	-	Power setting capacitor connect pin	
25	V5	С	-	Power setting capacitor connect pin	
26	V6	С	-	Power setting capacitor connect pin	
27	VDD3o	С	-	Power setting capacitor connect pin	
28	VDD5	С	-	Power setting capacitor connect pin	
29	V7	С	-	Power setting capacitor connect pin	
30	V8	С	-	Power setting capacitor connect pin	
31	VGH	С	-	Power setting capacitor connect pin	
32	VGL	С	-	Power setting capacitor connect pin	


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V3 Product Spec	Version	0.6
	Page	8/63

33	AGND	Р	-	Ground for analog circuit
34	FRP	0	Type 5	Frame polarity output for VCOM
35	COMDC	0	Type 6	VCOM DC voltage output pin
36	VCAC	С	-	Power setting capacitor for VCOM AC
37	LED+	Р	-	LED power positive node
38	LED-	Р	Type 7	LED power nagative node
39	VCOM	I	-	Panel common voltage

 $I: Input, \, O: \, Output, \, C: \, Capacitor, \, P: \, Power, \, D: \, Dummy$ $Note: \, Definition \, of \, scanning \, direction, \, Refer \, to \, figure \, as \, below: \, Capacitor, \, C$








A025DN01 V3 Product Spec	Version	0.6
	Page	9/63


I/O Pin Structure:


Pull high/low resistor is $\textbf{700k}\,\Omega$



















A025DN01 V3 Product Spec	Version	0.6
	Page	10/63

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	٧	
Voltage	VGL	AGND=GND=0V	-16	0.3	٧	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	٧	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	٧	
	VDD5	AGND=GND=0V	-0.3	20	٧	
	V1	AGND=GND=0V	-0.3	8	٧	
Charra Duran	V2	AGND=GND=0V	-0.3	8	٧	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	V	
voltage	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	٧	
	V6	AGND=GND=0V	-0.3	16	٧	
	V7	AGND=GND=0V	-0.3	16	٧	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70	$^{\circ}\!\mathbb{C}$	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



A025DN01 V3 Product Spec	Version	0.6
	Page	11/63

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	V_{IH}	0.7* VDD	-	VDD	V	
Signal	L Level	V_{IL}	GND	-	0.3* VDD	V	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

3.2 Electrical characteristics (GND=AGND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I_{DD}	V 0.0V		8.2	10	A	Note 1
for V _{DD}	I _{DD(STANDBY)}	$V_{DD}=3.3V$		0.08	0.15	mA	Note 1
	V_{GH}	$V_{DD}=3.3V$	14.5	15	15.5	٧	Note 2
DC-DC voltage	V_{GL}	$V_{DD}=3.3V$	-10.5	-10	-9.5	٧	Note 2
VCOM voltage	V_{CAC}	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	V _{CDC}	-	-0.3	-0.15	0	V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.



A025DN01 V3 Product Spec	Version	0.6
	Page	12/63

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Pin name	Recommended value	Withstanding
	of capacitors (μF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.4 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current			20		mA	
LED voltage	V_{L}		9.6	10.5	V	3pcs LED





A025DN01 V3 Product Spec	Version	0.6
	Page	13/63

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6H		







A025DN01 V3 Product Spec	Version	0.6
	Page	14/63

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency		1/t _{DCLK}	13.5	27	27.19	MHz	
	Period		t _H	1024	1716	1728	t _{DCLK}	
	Display period	Display period			960		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	50	70	255	t _{DCLK}	Note 1
Front porch Pulse width		t _{hfp}	14	686	718	t _{DCLK}		
	Pulse width		t _{hsw}	1	1	t _{hbp} - 1	t _{DCLK}	
	Period	Odd		242.5	262.5	450.5	t _H	
		Even	t _V			450.5		
	Diaplay paried	Odd	+		040			
	Display period	Even	t _{vd}	240			t _H	
	Dook norsh	Odd		1	21	31	t _H	Nata 0
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5		Note 2
	Front norch	Odd	+	1.5	1.5	179.5		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	Dulas width	Odd		4.1	4.1	C +		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	

Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



A025DN01 V3 Product Spec	Version	0.6
	Page	15/63

Invalid data ${\rm t_{hfp}}$ Θ UPS051 Input Horizontal Data Sequence Fig.1 UPS051 Input Horizontal Timing Chart G α В $t_H = t_{hbp} + t_{hd} + t_{hfp}$ G α \mathbf{t}_{hd} Δ G α Ω $\mathfrak{t}_{\mathrm{hbp}}$ Ω α Invalid data $\mathsf{t}_{\mathrm{hsw}}$ Line 1,3,5.. 239 HSYNC HSYNC DCLK Data

Note: Data sequence is base on color filter arrangement.

 α

G

 α

Ω

G

 \propto

Ω

G

Ω

G

Line 2,4,6.. 240



A025DN01 V3 Product Spec	Version	0.6
	Page	16/63




Fig.3 UPS051 Input Vertical Timing Chart



A025DN01 V3 Product Spec	Version	0.6
	Page	17/63

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	DCLK Frequency		1/t _{DCLK}	20.54	24.535	30	MHz	
	Period		t _H	1306	1560	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	1	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	39	372	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450.5	t _H	
	renou	Eve	ιγ					
	Display period	Odd	t_{vdisp}	-	240	-	t _H	
		Eve						
	Back porch	Odd	+ .	1	21	31		
VSYNC	Back porch	Eve	t _{vbp}	1.5	21.5	31.5	t _H	
	Front porch	Odd		1.5	1.5	179.5	+	
	From porch	Eve	t _{vfp}	1	1	179	t _H	
	Dulas width Odd		+	1	1	200	1	
	Pulse width	Eve	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency		1/t _{DCLK}	20.4	24.375	30	MHz		
	Period		t _H	1306	1560	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	39	385	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Eve	t _{vdisp}	-	288	-	t _H	
	Back porch	odd Odd		3	23	34	+	
VSYNC	Back porch	Eve	t _{vbp}	3.5	23.5	34.5	t _H	
	Front porch	Odd	+.	1.5	1.5	128.5	t _H	
	Tront porch	Eve	t _{vfp}	1	1	128	Ч	
	Pulse width	Odd Eve	· t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			585	625	901	t _H	



A025DN01 V3 Product Spec	Version	0.6
	Page	18/63

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1716	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	35	212	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Even	t _V	242.5	262.5	450.5	t _H	
	Display period	Odd Even	t _{vdisp}	-	240	-	t _H	
	David version	Odd		1	21	31		
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	
	E	Odd		1.5	1.5	179.5		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	5	Odd		,	4			
	Pulse width	Even	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame	•		485	525	901	t _H	


5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1728	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	47	225	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	D : 1	Odd		000 5	010.5	450.5		
	Period	Even	t _V	292.5	312.5	450.5	t _H	
	Odd 1	288	200					
	Display period	Even	t_{vdisp}	-	200	-	t _H	
		Odd		3	23	34		
VSYNC	Back porch	Even	t _{vbp}	3.5	23.5	34.5	t _H	
		Odd		1.5	1.5	128.5		
	Front porch	Even	t _{vfp}	1	1	128	t _H	
		Odd			_			
	Pulse width	Even	t _{vsw}	_w 1 1 200 t _{DCL}	t _{DCLK}			
	1 frame			585	625	901	t _H	



A025DN01 V3 Product Spec	Version	0.6
	Page	19/63

Fig.4 UPS052 Input Horizontal Timing Chart





A025DN01 V3 Product Spec	Version	0.6
	Page	20/63

tvfp Valid Data V display ţ 1 field (EVEN) V blanking **t**vbp 1 frame **t**vfp Valid Data V display ţ 1 field (ODD) V blanking **t** ∨s × HSYNC DATA VSYNC

Fig.5 UPS052 Input Vertical Timing Chart



A025DN01 V3 Product Spec	Version	0.6
	Page	21/63

5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

• FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field

<XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \,\oplus\, H \quad P2=F \,\oplus\, H \quad P1=F \,\oplus\, V \quad P0=F \,\oplus\, V \,\oplus\, H \quad \, \oplus : represents \ the \ exclusive-OR \ function$

• Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.


Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	Н	P3	P2	P1	P0



A025DN01 V3 Product Spec	Version	0.6
	Page	22/63


5.3.2 CCIR656 NTSC



Line	_	W	Н	Н
Number	F	V	(EAV)	(SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line	_	\/	Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A025DN01 V3 Product Spec	Version	0.6
	Page	23/63

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1475	1716	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t_{hbp}	1	240	255	t _{DCLK}	
	Front porch		t_{hfp}	34	36	212	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
		Odd	t _V	-	262.5			
	Period	Even				-	t _H	
	Display period	Odd	t _{vdisp}	-	240	-	t _H	
		Even						
		Odd		-	21	-		
VSYNC	Back porch	Even	t_{vbp}	-	21.5	-	t _H	
		Odd		-	1.5	-		
	Front porch	Even	t_{vfp}	-	1	-	t _H	
	5	Odd			4		t _{DCLK}	
	Pulse width	Even	t _{vsw}	-	1	-		
	1 frame			-	525	-	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1475	1728	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	34	48	225	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Even	t _V	-	312.5	-	t _H	
	Display period	Odd Even	t _{vdisp}	-	288	-	t _H	
	David accept	Odd		-	24	-		
VSYNC	Back porch	Even	t_{vbp}	-	24.5	-	t _H	
	Front a such	Odd	+	-	0.5	-		
	Front porch	Even	t_{vfp}	-	0	-	t _H	
	D 1	Odd		-	4			
	Pulse width	Even	t _{vsw}		1	-	t _{DCLK}	
	1 frame			-	625	-	t _H	



A025DN01 V3 Product Spec	Version	0.6
	Page	24/63

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency		1/t _{DCLK}	20.65	24.535	30	MHz	
	Period		t _H	1313	1560	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	32	40	372	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Daviad	Odd	- t _V	-	262.5		t _H	
	Period	Even				-		
	Disala	Odd	- t _{vdisp}	-	240		t _H	
	Display period	Even				-		
	Dealsmarch	Odd	+	-	21	-		
VSYNC	Back porch	Even	t _{vbp}	-	21.5	-	t _H	
	F	Odd		-	1.5	-		
	Front porch	Even	- t _{vfp}	-	1	-	t _H	
		Odd						
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame			-	525	-	t _H	

5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t _{DCLK}	20.5	24.375	30	MHz	
	Period		t _H	1313	1560	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	32	40	385	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Daviad	Odd	+		312.5			
	Period	Even	t _V	-	312.3	-	t _H	
	Diaplay paried	Odd	t _{vdisp}	-	288	-	t _H	
	Display period	Even						
	Daalamanah	Odd	+	-	24	-		
VSYNC	Back porch	Even	t _{vbp}	-	24.5	-	t _H	
	-	Odd		-	0.5	-		
	Front porch	Even	t _{vfp}	-	0	-	t _H	
		Odd						
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame			-	625	-	t _H	



A025DN01 V3 Product Spec	Version	0.6
	Page	25/63

YUV640 Input Horizontal Timing Chart

Fig.8

Invalid data **t** (CD) (YO) (CD) (Y 1) (CD) (Y 2) (CD) (Y 3) (CD) (Y 10) (Y **YUV720 Input Horizontal Timing Chart** NTSC:1716 / PAL:1728-t_H When CbCr=0 and Y_CbCr=0 Fig.7 Invalid data hsw HSYNC DCLK Data

Invalid data t hfp -NTSC:1560 / PAL:1560-t_H 1280-t When CbCr=0 and Y_CbCr=0 $^{f t}_{
m hbp}$ Invalid data $^{\rm l}_{
m psw}$ HSYNC DCLK Data

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V3 Product Spec	Version	0.6
	Page	26/63

t vfp Valid Data V display ţ 1 field (EVEN) V blanking **t**vbp 1 frame **t**vfp Valid Data V display ţ 1 field (ODD) V blanking **t** vs HSYNC DATA VSYNC

Fig.9 YUV Input Vertical Timing Chart



A025DN01 V3 Product Spec	Version	0.6
	Page	27/63

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$


 $G_{n=1.164}^{*}[(Y_{2n-1}+Y_{2n})/2-16] - 0.813^{*}(C_{rn}-128) - 0.392^{*}(C_{bn}-128)$

 $B_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*C_{bn}$




A025DN01 V3 Product Spec	Version	0.6
	Page	28/63

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	50	-	-	ns
Serial data input setup Time	t _{S1}	50	-		ns
CS input hold Time	t _{H0}	50	-	-	ns
Serial data input hold Time	t _{H1}	50	-	-	ns
SCL pulse low width	t _{W1L}	50	-	-	ns
SCL pulse high width	t _{W1H}	50	-	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025DN01 V3 Product Spec	Version	0.6
	Page	29/63

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W		Address								DA	TA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





A025DN01 V3 Product Spec	Version	0.6
	Page	30/63

6.3 Register table(Default)

	Register table(Detault) Register address MSB Register data (default setting) LSB																
No.		Re	gis	ter a	add	ires	S		MSB		Reg	ister data	(defau	It setting)		LSB	
NO.	A 6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)	х	х	VCAC (0)	VC	COM_AC (011)	;	
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0				COM_DC (21h)			
R3	0	0	0	0	0	0	1	1		Brightness (40h)							
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)		SEL (00)	NT	SC/PAL (10)	VDIR (1)	HDIR (1)	
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	l	PFM_DUT (011)	Υ	SHDB2 (1)	SHDB1 (1)	STB (0)	
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Cu (00)				VBLK (15h)			
R7	0	0	0	0	0	1	1	1		HBLK(46h)							
R8	0	0	0	0	1	0	0	0	BL_C (00		х	х	Х	0	0	0	
R12	0	0	0	0	1	1	0	0		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						DCLKpol (0)	
R13	0	0	0	0	1	1	0	1		CONTRAST_B (40h)							
R14	0	0	0	0	1	1	0	1	X	X SUB-CONTRAST_R (40h)							
R15	0	0	0	0	1	1	1	1	Х			SUB-	BRIGHT (40h	NESS_R			
R16	0	0	0	1	0	0	0	0	Х			SUB	-CONTI (40h	RAST_B)			
R17	0	0	0	1	0	0	0	1	Х			SUB-	BRIGHT (40h	,			
R21	0	0	0	1	0	1	0	1	L	ED_ON_C\ (0111)	/CLE			LED_ON_ (111	1)		
R22	0	0	0	1	0	1	1	0	Х	Х	х	х	Х	GAMMA2.2 (1)	Х	х	
R23	0	0	0	1	0	1	1	1	Х	Х	GMA_	_V16(01)	Х	Х	GMA_	_V8(01)	
R24	0	0	0	1	1	0	0	0	Х	x GMA_V50(10)		Х	Х	GMA_	V32(10)		
R25	0	0	0	1	1	0	0	1	Х	x GMA_V96(10) x x GMA_V			V72(10)				
R26	0	0	0	1	1	0	1	0	Х				V110(10)				
R85	1	0	0	1	0	1	0	1	0	INV_SEL (0)	0	0	Х	х	Х	0	
R90		0 "v" –	0	1	1	0	1	0	Х	х	Х	х	Х	Х	REV_G (1)	х	

Note: 1. "x" => please set to '0'.



A025DN01 V3 Product Spec	Version	0.6
	Page	31/63


6.4 Register description

R0:

No.	Register address					lres	s		MSB Register data							
NO.	A6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	Х	VCAC(0)	VCOM_AC(011)		(011)

VCOM AC: Common voltage AC level selection (deviation ±0.1V)

	VCOM AC		VCAC	W. F. O.D.			
D2	D1	D0	D3	Voltage (V)			
0	0	0	0	3.6			
0	0	0	1	3.7			
0	0	1	0	3.8			
0	0	1	1	3.9			
0	1	0	0	4.0			
0	1	0	1	4.1			
0	1	1	0	4.2(Default)			
0	1	1	1	4.3			
1	0	0	0	4.4			
1	0	0	1	4.5			
1	0	1	0	4.6			
1	0	1	1	4.7			
1	1	Х	Х	4.8			



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'			
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3			
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2			




A025DN01 V3 Product Spec	Version	0.6
	Page	32/63

R1:

No	Register address					;		MSB	MSB Register data							
NO	A6	R/W	A 5	A 4	A 3	A2	A 1	A0	D7	D6	D6 D5 D4 D3 D2 D1 D0					
R1	0	0	0	0	0	0	0	1	VCDCE (1)	Х	VCOM_DC (21h)					

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.24
:	:
21h(Default)	0.90(Default)
:	:
3Fh	1.5



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.	Register address						MSB Register data							LSB		
140.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R3	0	0	0	0	0	0	1	1	Brightness (40h)							

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A025DN01 V3 Product Spec	Version	0.6
	Page	33/63

R4:

No.						s		MSB Register data							LSB	
NO.	A 6	R/W	A 5	Α4	А3	A 2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/F	PAL(10)	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function					
0	Right to left scan					
1	Left to right scan (Default)					

VDIR: Vertical scan direction setting

VDIR	Function
0	Down to up scan
1	Up to down scan (Default)

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	/PAL	Mode								
D3	D2	iviode								
0	0	PAL								
0	1	NTSC								
1	Χ	Auto detection (Default)								

SEL: Input data timing format selection

par addgg										
CCIR601	YUV	SI	EL	INPUT TIMING FORMAT						
CCINOUI	100	D5	D4	INFOT TIMING FORMAT						
0	0	0	0	UPS051 (Default)						
0	0	0	1	UPS052 320 × 240						
0	0	1	Х	UPS052 360 × 240						
0	1	1	0	CCIR656						
1	1	0	Х	YUV 640(*)						
1	1	1	0	YUV 720(*)						

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A025DN01 V3 Product Spec	Version	0.6
	Page	34/63

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to ASIC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function
0	Normal display (Default)
1	Narrow Display



Narrow=0



Narrow=1



A025DN01 V3 Product Spec	Version	0.6
	Page	35/63

R5:

No	Register address					MSB Register data						LSB				
		R/W	A 5	Α4	А3	A2	A 1	A 0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function				
0	Standby mode (Default)				
1	Normal operation				

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function				
0	VGH/VGL charge pump is always off				
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)				

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY		Function
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function				
0	Reset all registers to default value				
1 Normal operation (Default)					

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A025DN01 V3 Product Spec	Version	0.6
	Page	36/63

R6

No	Register address				MSB	SB Register data						LSB				
NO	A6	R/W	A 5	A 4	A 3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	BLK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	
16h	22(Default)	H (line)
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A025DN01 V3 Product Spec	Version	0.6
	Page	37/63


R6 & R7:

No						s		MSB	SB Register data									
140	A 6	R/W	Α5	Α4	A3	A2	A 1	Α0	D7	D4	D3	D2	D1	D0				
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	HBLK_EN(0) LED_Current(00) VBLK(
R7	0	0	0	0	0	1	1	1				HBLK(46h)						

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark				
Х	32h	50		UPS051				
Х	46h	70(Default)	DCLK(*)					
Х	FFh	255						
Х	х	241(fixed)	DCLK(*)	UPS052				
0	xxh	240(fixed)	DCLK(*)	YUV640, YUV720				
1	00h ~ FFh	0 ~ 255	DCLK(*)	10 0040, 10 0 720				

^{*}The frequency of DCLK is different under different input timing.



R8:

No.		Re	gis	ter	add	res	s		MSB		Reg	LSB				
NO.	A6	R/W	A 5	Α4	А3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		Х	Х	Х	Х	х	Х

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A025DN01 V3 Product Spec	Version	0.6			
	Page	38/63			

R12:

No.	Register address								MSB			LSB				
NO.	A6	R/W	A5	A 4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R12	0	0	0	0	1	1	0	0	PAIR(00)		Х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function
0	Positive polarity (Default)
1	Negative polarity

HDpol: HSYNC polarity selection

HDpol	Function
0	Positive polarity
1	Negative polarity (Default)

VDpol: VSYNC polarity selection

VDpol	Function
0	Positive polarity
1	Negative polarity (Default)





A025DN01 V3 Product Spec	Version	0.6
	Page	39/63

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PA	IR.	VBLK							
D7	D6	ODD/EVEN	Unit						
х	0	21/21 (Default)	∐ /lino\						
Х	1	21/20	H (line)						

CCIR656/YUV640/YUV720 NTSC/PAL (**)


PA	IR .	VBLK ODD/EVEN							
D7	D6								
0	0	22/22							
0	1	22/23	II (line)						
1	0	23/22	H (line)						
1	1	23/23							

^(*)The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.



A025DN01 V3 Product Spec	Version	0.6
	Page	40/63

R13:

No.									MSB Register data							LSB		
NO.	A6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D1	D0							
R13	0	0	0	0	1	1	0	1		CONTRAST_B(40h)								

CONTRAST_B: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.		Re	gis	ter	add	res	s		MSB Register data							LSB	
NO.	A 6	R/W	Α5	Α4	А3	A2	Α1	Α0	D7	D6	D6 D5 D4 D3 D2 D1						
R14	0	0	0	0	1	1	0	1	х	SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Χ	SUB-CONTRAST_B(40h)							

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Re	gis	ter	add	res	s		MSB Register data									
NO.	A 6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D6 D5 D4 D3 D2 D1							
R15	0	0	0	0	1	1	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	1	0	0	0	1	Х	SUB-BRIGHTNESS_B(40h)								

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A025DN01 V3 Product Spec	Version	0.6
	Page	41/63

R21:

No.									MSB Register data							LSB
	A 6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R21	0	0	0	1	0	1	0	1	LE	D_ON_C	YCLE (01	11)	LE	D_ON_R	ATIO (111	1)

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


	ED ON	ΙRΔΤ	iO.	
D3	D2	D1	D0	Value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value
D7	D6	D5	D4	value
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



A025DN01 V3 Product Spec	Version	0.6
	Page	42/63



 $16* \texttt{LED_ON_CYCLE} = \texttt{LED_ON_CYCLE} * (\texttt{LED_ON_RATIO} * 16~) ~+~ \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_RATIO} * 16) ~+~ \texttt{LED_ON_CYCLE} * (16 - \texttt{LE$

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128 (HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8*(16-(10/16)*16) = 48(HSYNC) \Rightarrow 62.5% on

R22:

No.	Register address						s		MSB	MSB Register data							
NO.	A 6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1							
R22	0	0	0	1	0	1	1	0	Х	Х	Х	Х	Х	GAMMA2.2(1)	Х	Х	

GAMMA2.2: Select auto or manual gamma setting

GAMMA2.2	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to gamma2.2 (Default).




A025DN01 V3 Product Spec	Version	0.6
	Page	43/63

R23 ~ R26:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data							
	A 6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R23	0	0	0	1	0	1	1	1	Х	Х	GMA_V	′ 16 (01)	Х	Х	GMA_\	/8 (01)	
R24	0	0	0	1	1	0	0	0	Х	Х	GMA_V50 (10)		Х	Х	GMA_V	32 (10)	
R25	0	0	0	1	1	0	0	1	Х	Х	x GMA_V96 (10)		Х	Х	GMA_V	72 (10)	
R26	0	0	0	1	1	0	1	0	Х	Х	GMA_V	120 (10)	Х	Х	GMA_V	110 (10)	

8 adjustable points



R85:

No.		Register address							MSB	MSB Register data							
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R85	1	0	0	1	0	1	0	1	0	INV_SEL (0)	0	0	Х	Х	Х	0	

INV_SEL: Inversion selection

INV_SEL	Description
0	Line inversion (Default).
1	Column inversion



A025DN01 V3 Product Spec	Version	0.6
	Page	44/63

R90:

No.		Register address							MSB	MSB Register data							
140.	A 6	R/W	Α5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R90	1	0	0	1	1	0	1	0	Х	х	Х	х	х	Х	REV_G (1)	х	

REV_G: Reversion gate output sequence of driver IC

REV_G	Description
0	Gate output sequence1.
1	Gate output sequence 2 (Default).




A025DN01 V3 Product Spec	Version	0.6
	Page	45/63

C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	θ = 0 °	-	15	25	ms	Note 4
Fall	Tf		-	20	30	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle							
Тор			60	70	-		
Bottom		CR≧10	60	70	-	deg.	Note 7
Left			60	70	-		
Right			60	70	-		
Brightness *	Y _L	θ =0°	250	300	-	cd/m²	Note 8
White obromaticity	х	θ =0°	(0.26)	(0.31)	(0.36)		
White chromaticity	у	θ =0°	(0.28)	(0.33)	(0.38)		

- Note 1. Ambient temperature =25 $^{\circ}$ C.
- Note 2. To be measured in the dark room.
- Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.
- Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



A025DN01 V3 Product Spec	Version	0.6
	Page	46/63

Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrast ratio (CR)= -Photo detector output when LCD is at "Black" state

Note 6. White $Vi=V_{i50} \mp 1.5V$ Black $Vi=V_{i50} \pm 2.0V$


"±" Means that the analog input signal swings in phase with COM signal.

" \mp " Means that the analog input signal swings out of phase with COM signal.

 $V_{\rm i50}$. The analog input voltage when transmission is 50% The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


Note 7. Definition of viewing angle:

Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened with LED driving current = 20mA.

Note 9. Color Filter Arrangement





A025DN01 V3 Product Spec	Version	0.6
	Page	47/63


D. Reliability test items

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 80℃ 240Hrs	
2	Low temperature storage	Ta= -25°C 240Hrs	
3	High temperature operation	Ta= 60°C 240Hrs	
4	Low temperature operation	Ta= -10℃ 240Hrs	Note.2
5	High temperature and high humidity	Ta= 60℃. 90% RH 240Hrs	Operation
6	Heat shock	-25°C ~80°C /50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode: +/- 8kV Contact-mode: +/- 4kV	Note.3 Base on AUO's standard
			testing method.
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note 1. Ta: Ambient temperature.

Note.2. Judged by the on/off testing results of AUO's standard w/o functional fail.


Note 3. ESD Testing Flow as the below,





A025DN01 V3 Product Spec	Version	0.6
	Page	48/63


E. Packing form





A025DN01 V3 Product Spec	Version	0.6	
	Page	49/63	

F. Outline dimension






A025DN01 V3 Product Spec	Version	0.6
	Page	50/63

G. Application note

1. Application circuit

1.1 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= "0".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM_DC function.



A025DN01 V3 Product Spec	Version	0.6
	Page	51/63

1. Find out optimized VCDC for each sample

Project	Sample		Pattern	dB	By human eye	R1 [kΩ]	VCDC
	New Process + Old Mask	#1		5	4	62.4	-0.021
NV-123 (V3) New Process + New Mask		#1	Four small microphone		4	61.8	-0.030
	New Present	#2			1	62.6	-0.060
	#3	Refer to below image	Ti e	1	61.8	+0.056	
	+ New Mask #4		1	61.8	-0.009		
		#5			1	61.8	+0.075
						372.2	144

2. Reconfirm after R2/R3 fix

- R2; 62K

-R3; 200K

Project	Sample	Sample	
New Process + Old Mask		#1	Acceptable
NV-123 (V3)		#1	Acceptable
	New Process + New Mask	#2	Acceptable
		#3	Acceptable
		#4	Acceptable
		#5	Acceptable






A025DN01 V3 Product Spec	Version	0.6
	Page	52/63

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD/VDDIO power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD/VDDIO power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.






A025DN01 V3 Product Spec	Version	0.6
	Page	53/63

3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.





A025DN01 V3 Product Spec	Version	0.6	
	Page	54/63	

3. Recommended power on/off serial command settings

Since the LCD driver default is in standby mode, so setting register R5: STB to '1' to disable standby mode is required for normal operation. The standby mode disabling method must follow Fig.12 sequence during power on. Furthermore, the three times other register setting must be same.




Fig. 12 LCD serial command setting during power on

Note 1: GRB must to be set in first register setting process. Please reference next section.


Note 2: 1st and 2nd other register setting can be optional, but the 3rd other register setting must be set.


Note 3: Under different input timing, the register R0 and R4 are required setting. Please reference next section.



A025DN01 V3 Product Spec	Version	0.6
	Page	55/63

3.1 UPS051









A025DN01 V3 Product Spec	Version	0.6
	Page	56/63

3.2 UPS052 320 mode









A025DN01 V3 Product Spec	Version	0.6
	Page	57/63

3.3 UPS052 360 mode









A025DN01 V3 Product Spec	Version	0.6
	Page	58/63

3.4 CCIR656









A025DN01 V3 Product Spec	Version	0.6
	Page	59/63

3.5 YUV 720









A025DN01 V3 Product Spec	Version	0.6
	Page	60/63

3.6 YUV 640








A025DN01 V3 Product Spec	Version	0.6
	Page	61/63

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:






A025DN01 V3 Product Spec	Version	0.6
	Page	62/63

5. Design Notes for Interlace and non- Interlace operation The driver ASIC can auto-detect interlace timing or non-interlace timing.

• Interlace timing format.

	Period	Odd	+	241	262.5	_	+						
	renou	Even	t _V	241	202.5	52.5	- ч	t _H					
	Display period	Odd			040								
	Display period	Even	t_{vd}		240		t _H						
	Back porch	Odd	+ .	3	21	31	+	Note 2					
VSYNC	Васк рогоп	Even	t_{vbp}	3.5	21.5	31.5	t _H	Note 2					
	Front porch	Odd	+	1	1.5	-	+						
	Front porch Even	Even	t _{vfp}	1	1	1	t _H						
	Pulse width	Odd	+	1 1	1								
	ruise widin	Even	t _{vsw}		' '	Ī	1	I	Į Į		'	1	t _{DCLK}
	1 frame			-	525	-		_					





A025DN01 V3 Product Spec	Version	0.6
	Page	63/63

Non-Interlace timing format.

VSYNC	Period	Odd	- t _V	241	262	-	t _H	
		Even						
	Display period	Odd	t _{vd}		040			
		Even		240			t _H	
	Back porch	Odd	t _{vbp}	3	21	31	t _H	Note 2
		Even		3.5	21	31.5		
	Front porch	Odd	t_{vfp}	1	1	1	t _H	
		Even		1	1	1		
	Pulse width	Odd	t _{vsw}	1	1	-	t _{DCLK}	
		Even						
	1 frame			-	524	-		

