



Doc. Number:

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: N156DCE SUFFIX: GA1 Rev.C1

Customer: Acer	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By
吳柏勳	許君逑	洪敏玲

Version 3.1 17 April 2017 1 / 49

CONTENTS

1. GENERAL DESCRIPTION		5
1.1 OVERVIEW	5	
1.2 GENERAL SPECIFICATIONS	5	
2. MECHANICAL SPECIFICATIONS		5
2.1 CONNECTOR TYPE	5	
3. ABSOLUTE MAXIMUM RATINGS		6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6	
3.2 ELECTRICAL ABSOLUTE RATINGS	6	
3.2.1 TFT LCD MODULE	6	
4. ELECTRICAL SPECIFICATIONS		7
4.1 FUNCTION BLOCK DIAGRAM	7	
4.2. INTERFACE CONNECTIONS	7	
4.3 ELECTRICAL CHARACTERISTICS	9	
4.3.1 LCD ELETRONICS SPECIFICATION	9	
4.3.2 LED CONVERTER SPECIFICATION	11	
4.3.3 BACKLIGHT UNIT	13	
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	. 14	
4.4.1 ELECTRICAL SPECIFICATIONS	14	
4.4.2 COLOR DATA INPUT ASSIGNMENT	15	
4.5 DISPLAY TIMING SPECIFICATIONS	. 17	
4.6 POWER ON/OFF SEQUENCE	. 18	
5. OPTICAL CHARACTERISTICS	2	1
5.1 TEST CONDITIONS	. 21	
5.2 OPTICAL SPECIFICATIONS	. 21	
6. RELIABILITY TEST ITEM	2	4
7. PACKING	2	6
7.1 MODULE LABEL	. 26	
7.2 CARTON	. 27	
7.3 PALLET	. 28	
7.4 UN-PACK METHOD	. 29	
8. PRECAUTIONS	_	0
8.1 HANDLING PRECAUTIONS	. 30	
8.2 STORAGE PRECAUTIONS	. 30	
8.3 OPERATION PRECAUTIONS		
Appendix. EDID DATA STRUCTURE		
Appendix. OUTLINE DRAWING	. 35	



Appendix. SYSTEM COVER DESIGN GUIDANCE	37
Appendix. LCD MODULE HANDLING MANUAL	45

Version 3.1 17 April 2017 3 / 49



REVISION HISTORY

Version	Date	Page	Description
0.0	May.24, 2016	All	Tentative Spec Ver.0.0 was first issued.
1.0	Nov. 18, 2016	All	Preliminary Spec Ver.1.0 was first issued.
2.0	In a C 2047	26	Update the 7.1 MODULE LABEL-(b),(e) (f) description
3.0	3.0 Jan.6, 2017 36		Remove the version of Appendix. SYSTEM COVER DESIGN GUIDANCE
3.1	Apr.14, 2017	30	Add storage precautions 8.2 (4)



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156DCE-GA1 is a 15.6" TFT Liquid Crystal Display NB module with LED Backlight unit and 40 pins eDP interface. This module supports 3840 x 2160 UHD mode and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	on		Unit	Note
Screen Size	15.6 diago	nal			
Driver Element	a-si TFT ad	ctive matrix		-	-
Pixel Number	3840 x R.G	G.B. x 2160		pixel	-
Pixel Pitch	0.2988 (H)	x 0.2988 (V)		mm	-
Pixel Arrangement	RGB vertic	al stripe		-	-
Display Colors	16,777,216	6		color	-
Transmissive Mode	Normally b	lack		-	-
Surface Treatment	Anti-Glare	(3H)		-	=
Luminance, White	300			Cd/m2	
Color Gamma	72%			NTSC	
Power Consumption	Total 7.7 W	/ (Max.) @ cell 2.4 W	lax.)	(1)	
SSC(Internally)	PSR	SR MBO G-sync			VSR
Not support	Not support	Not support	Not support	Not s	support

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = (3.3) V, fv = (60) Hz, LED_VCCS = Typ, fPWM = (200) Hz, Duty=(100%) and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal (H) w/ bracket	367.48	367.98	368.48	mm	
	Vertical (V) w/ PCBA	218.3	218.8	219.3	mm	(1)(2)
	Thickness (T)	-	3.0	3.2	mm	
Active Area	Horizontal	-	344.22	-	mm	
Active Area	Vertical	-	193.62	-	mm	
\	Veight	-	345	380	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-76
User's connector Part No: IPEX-20453-040T-03


Version 3.1 17 April 2017 5 / 49


3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	lue	Unit	Note	
Item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature Tol		0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	5	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.1 17 April 2017 6 / 49



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	-
2	H_GND	High Speed Ground	-
3	ML3-	Complement Signal-Lane 3	-
4	ML3+	True Signal-Main Lane 3	-
5	H_GND	High Speed Ground	-
6	ML2-	Complement Signal-Lane 2	-
7	ML2+	True Signal-Main Lane 2	-
8	H_GND	High Speed Ground	-
9	ML1-	Complement Signal-Lane 1	-
10	ML1+	True Signal-Main Lane 1	-
11	H_GND	High Speed Ground	-
12	ML0-	Complement Signal-Lane 0	-
13	ML0+	True Signal-Main Lane 0	-
14	H_GND	High Speed Ground	-
15	AUX+	True Signal-Auxiliary Channel	-
16	AUX-	Complement Signal-Auxiliary Channel	-
17	H_GND	High Speed Ground	-
18	VCCS	Power Supply +3.3 V (typical)	-
19	VCCS	Power Supply +3.3 V (typical)	-
20	VCCS	Power Supply +3.3 V (typical)	-
21	VCCS	Power Supply +3.3 V (typical)	-
22	NC	No Connection (Reserved for LCD test)	-
23	GND	Ground	-

Version 3.1 17 April 2017 7 / 49



24	GND	Ground	-
25	GND	Ground	-
26	GND	Ground	-
27	HPD	Hot Plug Detect	-
28	BL_GND	BL Ground	-
29	BL_GND	BL Ground	-
30	BL_GND	BL Ground	-
31	BL_GND	BL Ground	-
32	LED_EN	BL_Enable Signal of LED Converter	-
33	LED_PWM	PWM Dimming Control Signal of LED Converter	-
34	NC	No Connection (Reserved for LCD test)	-
35	NC	No Connection (Reserved for LCD test)	-
36	LED_VCCS	BL Power	-
37	LED_VCCS	BL Power	-
38	LED_VCCS	BL Power	-
39	LED_VCCS	BL Power	-
40	NC	No Connection (Reserved for LCD test)	-

Note (1) The first pixel is odd as shown in the following figure.



LCRV

Version 3.1 17 April 2017 8 / 49



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
Paramet	Parameter		Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)
Ripple Voltage		V_{RP}	-	50	-	mV	(1)
Inrush Current	Inrush Current		-	-	1.5	Α	(1),(2)
Peak Current		I _{Peak}			1.5	Α	(1),(2)
Dower Supply Current	Mosaic	Icc		530	727	mA	(3)a
Power Supply Current	White			505	696	mA	(3)
HPD	High Level		3.0	-	3.6	V	(4)
ПРО	Low Level		0.0	-	0.4	V	(5)
HPD Impedance	HPD Impedance		30K			ohm	(5)


Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{peak}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.








Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.




4.3.2 LED CONVERTER SPECIFICATION

Parar	motor	Cumbal		Value		Unit	Note
Palai	netei	Symbol	Min.	Тур.	Max.	Ullit	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	10	12.0	21.0	V	
Converter Inrush Cu	ILED _{RUSH}	-	-	1.5	Α	(1)	
LED EN Control Backlight On			2.2	-	5	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	R _{LED_EN}	30K	-	-	ohm	(4)	
DWW Control Lovel	PWM High Level		2.2	-	5	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Duty F	Resolution		0.2	-	-	%	
PWM Control Permis	VPWM_pp	-	-	100	mV		
PWM Control Freque	f_{PWM}	190	-	2K	Hz	(2)	
LED Power Current	ILED	320	386	442	mA	(3)	

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,


ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.1 17 April 2017 11 / 49

VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \ (N \geq 3)$$

f : Frame rate

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Version 3.1 17 April 2017 12 / 49




Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Doromotor	Cymbol		Value		Lloit	Noto
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	28.5	30	V	(1)(2)(Duty(1009))
LED Light Bar Power Supply Current	lL		136.2		mA	(1)(2)(Duty100%)
Power Consumption	PL		3.88	4.09	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 22.7 mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.


Version 3.1 17 April 2017 13 / 49

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)
DPCD Version (Address 00000h)	-		0x11h		-	(5)

Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us. Mainlink eye diagram at TP3 needs to be measured on the sink side (LCD Panel). The spec of sink eye vertices at TP3 should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2.




(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C ML Source) should be placed on the source device.

Version 3.1 17 April 2017 14 / 49





- (4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1
- (5) The DPCD revision number is specified at DPCD address 00000h, and its detail definition is listed as the following table according to the above documents about DP and eDP.

DPCD Address 00000h	DPCD revision number
0X10h	DPCD Rev.1.0
0X11h	DPCD Rev.1.1
0X12h	DPCD Rev.1.2

4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the **8-bit** gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

												D	ata	Sig	nal										
	Color				Re	ed							Gre	en							BI	ue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	ВЗ	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Version 3.1 17 April 2017 15 / 49



	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.1 17 April 2017 16 / 49




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	530.61	533.28	535.94	MHz	
	Vertical Total Time	TV	2218	2222	2226	TH	-
	Vertical Active Display Period	TVD	2160	2160	2160	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	62	TV-TVD	TH	-
DE	Horizontal Total Time	TH	3980	4000	4020	Тс	-
	Horizontal Active Display Period	THD	3840	3840	3840	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Tc	-

INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE





Timing Specifications

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
	VCCS power rail fall time, 90% to	Source	0.5	10		



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	ı	ms	-
t_D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

 The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.1 17 April 2017 **20 / 49**



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit					
Ambient Temperature	Та	25±2	°C					
Ambient Humidity	На	50±10	%RH					
Supply Voltage	V _{cc}	3.3	V					
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	Ι _L	136.2	mA					


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		500	700	-	-	(2), (5),(7)
Response Time		T_R		-	16	19	ms	
Response fille	:	T _F		-	14	16	ms	(3),(7)
Average Lumina	ance of White	Lave		255	300	-	cd/m ²	(4), (6) ,(7)
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.640		-	
	Reu	Ry	Viewing Normal Angle		0.330		-	
	Green	Gx			0.300		-	
Color	Green	Gy		Typ –	0.600	Typ +	ı	(1) (7)
Chromaticity	Dluc	Вх		0.03	0.150	0.03	-	(1),(7)
	Blue	Ву			0.060		ı	
	White	Wx			0.313		-	
	vvriite	Wy			0.329		-	
	l lovi-ontol	θ_x +		80	89			
Viscosia a America	Horizontal	θ_{x} -	OD: 40	80	89	-	D	(1),(5),
Viewing Angle	\	θ _Y +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
Mhita Mariatian		δW_{5p}	0 -00 0 -00	80	90		%	(5),(6),
White Variation		δW _{13p}	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$	65	75		%	(7)



Note (1) Definition of Viewing Angle (θx , θy): Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1)~L (5)] / Maximum [L (1)~L (5)]\}*100\%$

 $\delta W_{13p} = \{ Minimum [L (1)~L (13)] / Maximum [L (1)~L (13)] \}*100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.1 17 April 2017 23 / 49



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	() ()
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)
Composite Non-Operation Test	Profile(a): +25°C/50% R.H.(2hrs)-> transition(2hrs) -> -20°C/ No R.H.(12hrs) -> transition(4hrs) -> +43°C/80% R.H.(12hrs) -> transition(3hrs) -> +60°C/20% R.H.(12 Hrs) -> transition(2hrs) -> +25°C/50% R.H.(2hr) Profile (b): Cycle 1 (54hrs): +25°C/50% R.H.(2hrs) -> transition(3hrs) -> 41°C/90%R.H.(12hrs) -> transition(4hrs) -> +60°C/40% R.H.(12hrs) -> transition(5hrs) -> -20°C / No R.H.(12hrs) -> transition(2hrs) -> +25°C/50% R.H.(2hr) Cycle 2 (54hrs): +25°C/50% R.H.(2hrs) -> transition(3hrs) -> 41°C/90%R.H.(12hrs) -> transition(4hrs) -> +60°C/40% R.H.(12hrs) -> transition(5hrs) -> -20°C / No R.H.(12hrs) -> transition(2hrs) -> +25°C/50% R.H.(2hr) Cycle 3 (54hrs): +25°C/50% R.H.(2hr) Cycle 3 (54hrs): +25°C/50% R.H.(2hrs) -> transition(3hrs) -> -20°C/No R.H.(12hrs)-> transition(5hrs) -> +41°C/90% R.H.(12hrs) -> transition(4hrs) -> +60°C/40%R.H.(12 Hrs) -> transition(2hrs) -> +25°C/50% R.H.(2hr)	(1) (4)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.


Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




Note (4) Judge by 3% ND filter after +25°C/ 50% R.H. 2hrs.

Profile(a):



Profile (b):



Version 3.1 17 April 2017 **25 / 49**




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156DCE-GA1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc. for INX internal used



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXXX is UL factory ID. (XXXXX is a blank or a minimum of 4 or 5 English characters, only for INX internal used)
- (f) Right side barcode for customer used

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON




Figure. 7-2 Packing method



7.3 PALLET





Figure. 7-3 Packing method



7.4 UN-PACK METHOD





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.
- (4) system parts must non-NH4+ / Low NH4+ to prevent LCD occured white spot symptom.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while



assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

- (4) IF system interfere with panel or twist panel while system operation. It may cause ripple or noise or other side effect. Please prevent such twist or interfere by system operation
- (5) P-cover tape will bulge without external force due to the material character of P-cover tape. The tolerance of P-cover tape thickness will not exceed 2 mm from surface of polarizer and thickness of PCBA side can be reformed to normal thickness by external force

Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)		(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	E1	11100001
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	1A	00011010
17	11	Year of manufacture (fixed year code)	1A	00011010
18	12	EDID structure version ("1")	01	0000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("34.42176cm")	22	00100010
22	16	Active area vertical ("19.36224cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000



35 23 Established timings 1 00 000 36 24 Established timings 2 00 000 37 25 Manufacturer's reserved timings 00 000 38 26 Standard timing ID # 1 01 000 39 27 Standard timing ID # 1 01 000 40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing	010100 000000 000000 000001 000001 000001 000001
36 24 Established timings 2 00 000 37 25 Manufacturer's reserved timings 00 000 38 26 Standard timing ID # 1 01 000 39 27 Standard timing ID # 1 01 000 40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 3 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 8 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID #	000000 000000 000001 000001 000001 000001
37 25 Manufacturer's reserved timings 00 000 38 26 Standard timing ID # 1 01 000 39 27 Standard timing ID # 1 01 000 40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 53 35 Standard timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37<	000000 000001 000001 000001 000001
38 26 Standard timing ID # 1 01 000 39 27 Standard timing ID # 1 01 000 40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37	000001 000001 000001 000001 000001
39 27 Standard timing ID # 1 01 000 40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 4 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 5 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 7 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) 00 000	000001 000001 000001 000001
40 28 Standard timing ID # 2 01 000 41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) 00 000	000001 000001 000001
41 29 Standard timing ID # 2 01 000 42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001 000001 000001
42 2A Standard timing ID # 3 01 000 43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
43 2B Standard timing ID # 3 01 000 44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 5 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing description # 1 Pixel clock ("533.28MHz") 50 010 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
44 2C Standard timing ID # 4 01 000 45 2D Standard timing ID # 4 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 6 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	
45 2D Standard timing ID # 4 01 000 46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 5 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	00004
46 2E Standard timing ID # 5 01 000 47 2F Standard timing ID # 5 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
47 2F Standard timing ID # 5 01 000 48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 7 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 8 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
48 30 Standard timing ID # 6 01 000 49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 7 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
49 31 Standard timing ID # 6 01 000 50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 7 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
50 32 Standard timing ID # 7 01 000 51 33 Standard timing ID # 7 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
51 33 Standard timing ID # 7 01 000 52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
52 34 Standard timing ID # 8 01 000 53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
53 35 Standard timing ID # 8 01 000 54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
54 36 Detailed timing description # 1 Pixel clock ("533.28MHz") 50 010 55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	000001
55 37 # 1 Pixel clock (hex LSB first) D0 110 56 38 # 1 H active ("3840") 00 000	010000
56 38 # 1 H active ("3840") 00 000	010000
	000000
\ /	100000
58 3A # 1 H active : H blank F0 111	110000
	110000
	111110
	000000
	110000
	100000
	110101
-,, (,	000000
	011000
in the mage time (the time)	000001
1 3 1 1 1 7	010000
10.2.2.2	000000
	000000
#1 Non-interlaced Normal no stereo Separate sync H// nol	011000
	000000
	000000
n = 1 1 a g	
	000000
in an interest of the state of	000000
	000000 111110
	000000 111110 000000
79 4F # 2 Character of Model name ("5") 35 001	000000 111110

Version 3.1 17 April 2017 32 / 49



81 5	0 # 2 Character of Model name ("6")	36	00110110
82 5	1 # 2 Character of Model name ("D")	44	01000100
`	2 # 2 Character of Model name ("C")	43	01000011
L	3 # 2 Character of Model name ("E")	45	01000101
84 5	4 # 2 Character of Model name ("-")	2D	00101101
85 5	5 # 2 Character of Model name ("G")	47	01000111
86 5	6 # 2 Character of Model name ("A")	41	01000001
87 5	7 # 2 Character of Model name ("1")	31	00110001
88 5	8 # 2 New line character indicates end of ASCII string	0A	00001010
89 5	9 # 2 Padding with "Blank" character	20	00100000
90 5	A Detailed timing description # 3	00	00000000
91 5	B # 3 Flag	00	00000000
92 5	C # 3 Reserved	00	00000000
93 5	D # 3 ASCII string Vendor	FE	11111110
94 5	E # 3 Flag	00	00000000
95 5	F # 3 Character of string ("C")	43	01000011
96 6	0 # 3 Character of string ("M")	4D	01001101
97 6	1 # 3 Character of string ("N")	4E	01001110
98 6	2 # 3 New line character indicates end of ASCII string	0A	00001010
99 6	3 # 3 Padding with "Blank" character	20	00100000
100 6	4 # 3 Padding with "Blank" character	20	00100000
101 6	5 # 3 Padding with "Blank" character	20	00100000
102 6	6 # 3 Padding with "Blank" character	20	00100000
103 6	7 # 3 Padding with "Blank" character	20	00100000
104 6	8 # 3 Padding with "Blank" character	20	00100000
105 6	9 # 3 Padding with "Blank" character	20	00100000
106 6	A # 3 Padding with "Blank" character	20	00100000
107 6	B # 3 Padding with "Blank" character	20	00100000
108 6	C Detailed timing description # 4	00	00000000
109 6	D # 4 Flag	00	00000000
110 6	E # 4 Reserved	00	00000000
111 6	F # 4 ASCII string Model Name	FE	11111110
112 7	0 # 4 Flag	00	00000000
113 7	1 # 4 Character of Model name ("N")	4E	01001110
114 7	2 # 4 Character of Model name ("1")	31	00110001
115 7	3 # 4 Character of Model name ("5")	35	00110101
116 7	4 # 4 Character of Model name ("6")	36	00110110
117 7	5 # 4 Character of Model name ("D")	44	01000100
118 7	6 # 4 Character of Model name ("C")	43	01000011
119 7	7 # 4 Character of Model name ("E")	45	01000101
120 7	8 # 4 Character of Model name ("-")	2D	00101101
121 7	9 # 4 Character of Model name ("G")	47	01000111
122 7	A # 4 Character of Model name ("A")	41	01000001
123 7	B # 4 Character of Model name ("1")	31	00110001
124 7	C # 4 New line character indicates end of ASCII string	0A	00001010
125 7	D # 4 Padding with "Blank" character	20	00100000
126 7	E Extension flag	00	00000000

Version 3.1 17 April 2017 33 / 49



-					
ĺ	127	7F	Checksum	4E	01001110

Version 3.1 17 April 2017 34 / 49





Appendix. OUTLINE DRAWING

Note. Dimensions measuring instruments as below,


1. Length/ Width/Thickness : Caliper


2. Height : Height gauge












NOTES

- IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC, T—CON LOCATIONS.
- 2. LVDS/EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- 3. MODULE FLATNESS SPEC (0.5 mm) MAX.
- 4. "()" MARKS THE REFERENCE DIMENSION.

Version 3.1 17 April 2017 36 / 49




Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.1 17 April 2017 37 / 49






Version 3.1 17 April 2017 38 / 49






Version 3.1 17 April 2017 39 / 49






Version 3.1 17 April 2017 40 / 49






Version 3.1 17 April 2017 41 / 49






Version 3.1 17 April 2017 42 / 49












Appendix. L	CD MODULE HANDL	<u> ING MANUAL</u>	
Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 		
1.	Unpacking		
		Open carton	Remove EPE Cushion
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		3



Remove PET Cover







Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Do and Don't 3.

Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

Lifting with one hand.




Handle at PCBA side.





Don't:

Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet





Don't:

Hold at panel corner.



Don't:

Twist panel.



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.





Do:

 Remove panel protector film starts from pull tape



Don't:

 Remove panel protector film From film another side.



Don't:

- Touch or Press PCBA Area.



