ITXG71

35.8cm(14.1 inch) XGA(1024x768) Color TFT LCD Module

ITXG71 is a color TFT LCD module to be designed for the display of a notebook-style personal computer. In addition to its large screen,the characteristics of this module are light weight, slim/thin outline, low power consumption and high resolution of XGA(1024x768) capability.

<u>Features</u>

- 35.8cm(14.1 inch) diagonal
- Native 262k colors (R/G/B 6bit each)
- XGA 1024 x 768 pixels
- Low Reflection (Black Matrix)
- 304mm x 230mm x 8.5mm typ.
 (without inverter)
- 655 g typ.(without Inverter)
- 4.1 W typ.(without inverter)
- Single LVDS interface
 (TI \$N75LVDS86 or Compatible)
- Side mount type

Applications

- Notebook PCs
- Monitors

IBM Corporation 1997

Version 1.0 (1)

OEM Spec.

一点ロ7.6キ・トリでストキ (株)M8.1本日: 84:8:17 -2 -20

nz vz # Z<u>7</u>285728≱u;

Characteristics Summary

Screen Diagonal	35.8cm(14.1")
Active Area	285.7mm(H) x 214.3mm(V)
Pixel Format	1024(x3) x 768
Pixel Pitch	0.279(per one triad) x 0.279
Pixel Arrangement	R,G,B Vertical Stripe
Display Mode	Normally White
White Luminance	90 cd/m² Typ. (CFL Discharge Current = 3.8 mA _{ents})
Contrast Ratio	100 : 1 Typ.
Optical Rise Time/Fall Time	30 msec. Typ., 50msec. Max.
Nominal Input Voltage VDD	+5.0V
Power Consumption (without inverter) (VDD line + Lamp input line)	4.1W Typ.
Weight	655 grams Typ. (w/o inverter)
Physical size	304mm x 230mm x 8.5mm typ. (w/o inverter)
Electrical Interface	R/G/B Data, 3 Sync signals, Clocks in 4 pairs LVDS and VDD, GND
Supported Colors	Native 262k colors
Temperature Range	
Operating	+0 to +50 degC
Storage	-20 to +60 degC

IBM Corporation 1997


Version 1.0

OEM Spec.

Absolute Maximum Ratings

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	VDD	-0.3 to +6.0	V	
Lamp Current	Ic0	7	m/ums	
Storage Temperature	TST	-20 to + 60	degC	At the glass surface
Operation Temprautre	TOP	0 to +50	degC	At the glass surface
Operation Humidity	1	8 to 95	%RH	Max wet bulb temp. 39 degC No condensation

Block Diagram



IBM Corporation

1997

Version 1.0

OEM Spec.

一だり(でキャトリでストキ (株)MBI本日: ヒキ:ヒ : チーさ ーごむ

Signal Interface

LCD Driv	e Connector	JAE	LZ-20P-SL-SMT-E3000				
Correspond	ling Connector	JAE	LZ-206-SC3				
Correspon	ding Contact	JAE 1.2-SC-C3-A1-15000					
Pin No.	Signal Name	Description					
1		No Connecti	on				
2	· ·	No Commecti	on				
3		No Connection					
4		No Connection					
5		No Connection					
6	İ	No Connection					
7		No Connection					
8	 _	No Connection					
9	RCLKIN+	Positive LVDS diffe	rential clock input				
10	RCLKIN-	Negative LVDS diff	erential clock input				
11	RIN2+	Positive LVDS diffe	rential data input (B2 - B5, HSYNC, VSYNC,				
		DSPIMG)					
12	RIN2-	Negative LVDS diff	erential data input (B2 - B5, HSYNC, VSYNC				
	Į	DSPIMG)					
13	RIN1+	Positive LVDS diffe	rential data input (G1 - G5, B0 - B1)				
14	RIN1-	Negative LVDS diff	ferential data input (G1 - G5, B0 - B1)				
15	RINO+	I -	erential data input (R0 - R5, G0)				
16	RINO-	Negative LVDS diff	ferential data input (R0 - R5, G0)				
17	GND	T					
18	GND						
19	VDD	+5.0V Power Supp	oly				
20	VDD	+5,0V Power Supp	ply				

Note: Above connection is applied for LVDS Single Channel interface.


IEM Corporation 1997 Version 1.0 (4)

OEM Spec.

ーだロブでモ・ドリモストキ (類) M8(本日: 64:6 (7 -8 -20

Internal Circuit

Refer LVDS receiver Specification of SN75LVDS86 (Texas Instruments) for the details of the guidelines in developing the interface cable and systems.



The LCD module uses a 100 ohm resistor between positive and negative lines of each receiver input.

Note: It is recommended that two Ground Wires and two Power Wires in the interface cables are with AWG#28. (Data wires can be AWG#32.)

| IBM Corporation 1997 | Version 1.0 (5) | OEM Spec. | OEM Spec. | では、アイケストライスストラ (4) MR (本日: 67:5 (4 -5 -20) | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 | 1997 |

Pixel format image

Following figure shows the relationship of the input signals and LCD pixel format image.

,	0	1	· · · · · · · · · · · · · · · · · · ·	1022	1023	
1st Line	R G B	R G B		R G B	R G B	
	:					
			:	:	, , ,	
	:	;		:		
768th Line	R G B	R G B	<u> </u>	R G B	R G B	
						_

IBM Corporation 1997 Version 1.0 (6)

OEM Spec.

一公口(でラ・トリオストキ (類) M名(本日: P. P. P. (7 -2 -2.1

Signal Description

Signal Name	Description	
+RED5	Red Data 5	(MSB)
+RED4	Red Data 4	
+RED3	Red Data 3	
+RED2	Red Data 2	
+RED1	Red Data 1	
+REDO	Red Data 0	(LSB)
•	Red-Pixel-Data	Each red pixel's data consists of these 6 bits pixel data
+GREEN5	Green Data 5	(MSB)
+GREEN4	Green Data 4	
+GREEN3	Green Data 3	
+GREEN2	Green Data 2	
+GREEN1	Green Data 1	
+GREENO	Green Data 0	(LSB)
	Gree-Pixel-Data	Each green pixel's date consists of these 6 bits pixel data
+BLUE5	Blue Data 5	(MSB)
+BLUE4	Blue Data 4	
+BLUE3	Blue Data 3	
+BLUE2	Blue Data 2	
+BLUE1	Blue Data 1	
+BLUEO	Blue Data 0	(LSB)
		Each blue pixel's data consists of these 6 bits pixel data
-DTCLK	Data Clock	The typical frequency is 65MHz. The signal is used to strobe the
		pixel data and +DSPTMG signals. All pixel data shall be valid at
		the falling edge when the +DSPTMG signal is high.
+DSPIMG	Display Timing	This signal is strobed at the falling edge of -DTCLK. When the
		signal is high, the pixel data shall be valid to be displayed.
VSYNC	Vertical Sync	The signal is synchronized to -DTCLK. Sync Polarity: Negative
HSYNC	Horizontal Sync	The signal is synchronized to -DTCLK. Sync Polarity: Negative

Note: Output signals from system shall be low or Hi-Z state when VDD is off.

IBM Corporation 1997 Version 1.0 [7

OEM Spec.

<u>ーだりしてディアリでストラ (数)MB(本日: 84:8 :7 ~3 ~20</u>

Signal Interface for Lamp

Lamp Connector		JSĪ	BHSR-02VS-1	
Mating	Connector	JST	SM028-BESS-1-TS	
Pin No.	Signal Name	Description		
1	Lamp High			
2	Lamp Low	(GND)		

Signal Specification

Parameter	Condition.	Min.	Max.	Unit
Vih	Differential Input High Threshold (VCM = +1.2V)		+100	тV
Vil	Differential input Low Threshold (VCM = +1.2V)	-100	,	ъν

Note *1 It is recommended to refer the specifications of SN75LVDS86 (Texas Instruments).

Lamp Interface Specification

Absolute Maximum Rating

Parameter Name	Symbol	Value	Unit	Note
CFL Discharge Current	len.	7.5 Max	[mA _{RMS}]	Exclude insush current
CFL Invush Current	IR _{CPL}	30 Maor	[mAor]	T = 50 Max. [mSec]

Lamp Charcteristics

Parameter Name	Symbol	Min.	Тур	Max	Unit	Note
CFL Kick-off Voltage	Vs	-	-	1,100	[V _{RME}]	T _{umb} =25 degC 1
	Ì	-	-	1,500		Tamb= 0 degC 1

^{*1} Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until dischargement.

IBM Corporation 1997

Version 1.0 (8)

OEM Spec.

07 /6 # 3759872

<u> −℃□1.0≒・トリケスト≒ (耕) M8.1本日</u>: 84:8 :7 -8 -50

Parameter Guideline for CFL Inverter

Parameter Name	Symbol	Min.	Typ	Max	Unit	Note
CFL Discharge Current	L _{CFL}	_16		7.0	[TILARIES]	Total operating range
	}		3.8	-	1	Screen 90 [cd/m²],25degC
CFL Discharge Voltage	Vor	_	640	-	[V _{RMS}]	Screen 90 [cd/m²], T _{umb} =25 degC
CFI. Power Consumption	P _{CF1}	-	2.4	-	[w]	Screen 90 [cd/m²], Tant=25 degC
CFL Discharge Frequency	For	30	40	70"5	[KHz]	Reference ^{-5,6}

Note

- *1 All of characteristics listed are measured under the condition using IBM Test Inverter.
- *2 In case of using an inverter, it is recommended to check the inverter carefully.
 Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- *3 In designing an inverter, it is suggested to check safety circuit very carefully.

 Impedance of CFL, for instance, becomes more than 1 [Mohm] when CFL is damaged.
- *4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
- *5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- *G The minimum CFL current varies depending on the dimming methology (PWM or Duty) and also on the electrical characteristics of the inverter used.

Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

IBM Corporation

1997

Version 1.0



Interface Timings

Basically, interface timings should match the VESA 1024×768 Hz manufacturing guide line timing.

Symbol	Signal Description	MIN	TYP	MAX	UNIT
Edek	DTCLK Frequency		65.00	65,34	MHz
t _{ck}	DTCLK cycle time		15.38	:-	nsec
tard	DTCLK low width	5			nsec
terch	DTCLK high width	6			nsec
t ds	Data set up time	4			nsec
tab	Data hold time	4			TISEC
₹dts	DSPTMG set up time	4			mec
L dth	DSPTMG hold time	4		,	nsec
t _x	X total time	1206	1344	(2047)	tck
tecx	X active time	129	1024		tek
Q olex	X blank time	90	320		t _{ck}
Hf p	H-sync front porch	0	24	<u> </u>	tck
Hbp	H-sync back porch	1	160	<u> </u>	tek
Hayne	H-frequency		48.36		KHz
H,	H-sync width	4	68	t _{sc} /2	t ck
ty	Y total time	771	806	1023	t _x
tecy	Y active time	1	768		ŧ _s
toly	Y blank time	1	38		t _x
V _{sync}	Prame rate		60.00	61.00	Hz
V _w	V-sync width	1	6	t _y /2	t _x
v _{fp}	V-sync front porch	0	3	-	t _x
V _{bp}	V-sync back porch	1	29		t _x
Tpvh	Vsync - Hsync Phase difference	1	 	1	tek

Note: tx (X total time) should be the same total time during 1 frame.

IBM Corporation

1997


Version 1.0 (10



02 XII # Z169812970:

-607.64・トリイスト寺 (幕)M81本日: 64:6:17 -8 -20

Interface Timings Defenition





IBM Corporation

Version 1.0

OEM Spec.

ージロ/でキ・トリてスト寺 (幕)M81本日: 84:6 :7 -8 -20





IBM Corporation 1997 Version 1.0 (12)

OEM Spec.

0.2 /61 # 278867284U;

-- GD16年・トリエスト号 (幕) M81本日: 84:8 :7 -8 -20

Power Requirement

SYMBOL	PARAMETER	Min.	Тур.	Max	Unit	CONDITION
VDD	Logic/LCD Drive Voltage	+4.75	+5.0	+5.25	V	Load Capacitznoe 20uF
PDD	VDD Power		1.7		w	VDD=+5.0V All black pattern
				TBD		VDD=+5,0V Sub-pixel vertical stripe
PL.	Lamp Power(w/o inverter)		2.4	· · · · · · · · · · · · · · · · · · ·	w	90 nit (25 degC)
PDD+PL	Total Power(w/o inverter)	<u> </u>	4.1		w	
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	mVp-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	mVp-p	

Note 1: This requirements shall be met with 'All black pattern' unless otherwise specified.

Note 2: The Sub-pixel vertical stripe is the vertical stripe pattern where sub-pixels are On and Off at every other vertical line.

IBM Corporation

1997

Version 1.0 (13)


OEM Spec.

02 741 #

3169813970:

一方ロイルチ・アリエストキ (種)MBI本日: B4:B :1 -B -この

Power ON/OFF sequence



IBM Corporation 1997 Version 1.0 OEM Spec. N7 /SI # :0485138412 一位ロイでラ・トリヤストキ (券)M81本日: 24:6 :7 -2 -20

Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or creak if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) At and after installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bent the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.

IBM Corporation

1997

Version 1.0 (15

OEM Spec.

TFT LCD Module Data Sheet

ITXG71 June 12, 1997

- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by IBM for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of IBM or others.
- The information contained herein may be changed without prior notice. It is therfore advisable
 to contact IBM before proceeding with the design of equipment incorporating this product.

IBM Corporation

1997

Version 1.0 (16)

OEM Spec.

02 \71 # Z7888728**4**0;

<u>ーだロ1.6キ・トリセスト等 (株) MB (本日: E4:8::7 -2 -20</u>

Reference Drawing For details refer Drawing P/N 09J0932

Note: Patens are under application for the design and the mounting mechanism of this panel.

IBM Corporation

1997

Version 1.0 (17)

OEM Spec.

一点ロイルモ・ドイムといき (業)M81季日: ちゃ:6 :7 -5 -20

