ロ大电J CHIMEI /NNOLUX PRODUCT SPECIFICATION



深圳市流

Doc. Number:

- ☐ Tentative €pecification
- ☐ Preliminary Specification
- Approval Specification

# MODEL NO.: N333HSE SUFFIXEE21

Customer:.

APPROVED BY

**SIGNATURE** 

Name / Title

Note

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By

Version 2.0 1 November 2012 1 / 32

CHIMEI INNOLUX

## PRODUCT SPECIFICATION

CONTENTS	100
1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	<b>X</b> 4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	6
3.2 ELECTRICAL ABSOLUTE RATINGS 3.2.1 TFT LCD MODULE  4. ELECTRICAL SPECIFICATIONS 4.1 FUNCTION BLOCK DIAGRAM 4.2. INTERFACE CONNECTIONS 4.3 ELECTRICAL CHARACTERISTICS	6
4.2. INTERFACE CONNECTIONS	6
4.3.1 LCD ELETRONICS SPECIFICATION	8
4.3.2 SYSTEM PWM SIGNAL SPECIFICATION	10
4.3.3 BACKLIGHT (NY	
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	12
4.4.1 DISPLACE INTERFACE	12
4.5 DISPLAY AND SPECIFICATIONS	
4.6 POWENOFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	16
PTICAL SPECIFICATIONS	
6. BELIABILITY TEST ITEM	19
**PACKING	20
7.1 MODULE LABEL	20
7.2 CARTON	21
7.3 PALLET	22
8. PRECAUTIONS	23
8.1 HANDLING PRECAUTIONS	23
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	23
Appendix. EDID DATA STRUCTURE	24
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN NOTICE	29

Version 2.0 1 November 2012 2 / 32

可夫電ナ CHIMEI INNOLUX PRODUCT SPECIFICATION

### **REVISION HISTORY**

Version	Date	Page	Description
2.0	Oct.1, 2012	All	Description  Approval spec. ver. 2.0 was first issued.
			<del>0</del> .
			-0
			1,50
			1,00 N.S
			100
			180
		- //	
نجر. مجرر	THE PARTY OF THE P	<i>*</i>	

Version 2.0 1 November 2012 3 / 32

## PRODUCT SPECIFICATION

### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N133HSE – E21 is a 13.3" TFT Liquid Crystal Display module with LED Backlight unit 101 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 16 377,216 colors. The optimum viewing angle is at 6 o'clock direction.

### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216	color	-
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (31), Anti-Glare	-	-
Luminance, White	350	Cd/m2	
Backlight Unit	LEDs 9 strings x 6 parallel		
RoHs Compliance	Yes •		
Power Consumption	100 4.93 W(Max.) @ cell 1.01W(Max.), BL 3.92 \	V(Max.)	(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED CCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas mosaic pattern is displayed.

### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
1	Horizontal (H)	304.85	305.35	305.85	mm	
	Vertical (V) (W/ PCBA)	178.06	178.56	179.06	mm	(1)
	Thickness (T)	NA	2.7	2.85	mm	(1)
	Thickness (T) (Top)	NA	5	5.2	mm	
	Thickness (T) (W/ TAPE)	NA	2.7	2.85		
Active Area	Horizontal	293.66	293.76	293.86	mm	
Active Area	Vertical	165.14	165.24	165.34	mm	
	Weight	-	240	255	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

#### 2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12

User's connector Part No: IPEX-20453-030T-01 or equivalent

Version 2.0 1 November 2012 4 / 32

### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	lue	20	Note
item	Symbol	Min.	Max.	mit	NOLE
Storage Temperature	T <sub>ST</sub>	-20	+70	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	-10	+60	°C	(1), (2)

Note (1) (a) 90 %RH Max. (Ta <= 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 44

(c) No condensation.

Note (2) The temperature of panel surface should be -10 or nin. and 70 or max.



### 3.2 TRICAL ABSOLUTE RATINGS

### 2.1 TFT LCD MODULE


Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V (4)		
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
System PWM Signal Voltage	PWM_IN	-0.3	+3.6	V		

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 2.0 1 November 2012 5 / 32

CHIMEI INNOLUX

## 4. ELECTRICAL SPECIFICATIONS



## 4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

	Pin	Symbol /	Description	Remark
	1	Panel_ID0	Panel_ID0 (NC for N133HSE-E21)	
	2	H_G	High Speed Ground	
	3		Complement Signal-Lane 0	
	4	M21+	True Signal-Main Lane 0	
	5	M_GND	High Speed Ground	
	6	ML0-	Complement Signal-Lane 0	
	X2,"	ML0+	True Signal-Main Lane 0	
S	8	H_GND	High Speed Ground	
ÿ	9	AUX+	True Signal-Auxiliary Channel	
•	10	AUX-	Complement Signal-Auxiliary Channel	
	11	H_GND	High Speed Ground	
	12	VCCS	Power Supply +3.3 V (typical)	
	13	VCCS	Power Supply +3.3 V (typical)	
	14	NC	No Connection (Reserved for CMI test)	
	15	GND	Ground	
	16	GND	Ground	
	17	HPD	Hot Plug Detect	
	18	PWM_IN	System PWM signal input	
	19	PWM_OUT	Panel PWM signal output to system	
	20	Cathode1	LED Cathode	
	21	Cathode2	LED Cathode	
	22	Cathode3	LED Cathode	
	23	Cathode4	LED Cathode	
	24	Cathode5	LED Cathode	


6/32 Version 2.0 1 November 2012

## 可夫电力 CHIMEI /NNO<mark>LUX</mark>

## RODUCT SPECIFICATION

25	Cathode6	LED Cathode	
26	NC	No Connection	
27	NC	No Connection	0,1
28	Anode	LED Anode	100
29	Anode	LED Anode	1
30	Panel_ID1	Panel_ID1 (NC for N133HSE-E21)	

Note (1) The first pixel is odd as shown in the following figure.



Version 2.0 1 November 2012 7 / 32

### **4.3 ELECTRICAL CHARACTERISTICS**

### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			-0	Note
		Symbol	Min.	Тур.	Max.	mit	Note
Power Supply Voltag	је	VCCS	3.0	3.3	3.6	V	(1)-
HPD	High Level		3.0	- (	3.6	V	
ПРО	Low Level		0		<b>9</b> 0.4	V	
Ripple Voltage		$V_{RP}$	-	50	-	mV	(1)-
Inrush Current		I <sub>RUSH</sub>	- , (	$\mathcal{S}_{\mathcal{S}}$	1.5	Α	(1),(2)
Power Supply Curre	Mosaic	loo	<b>1 1 1 2 1 1 1 1 1 1 1 1 1 1</b>	275	305	mA	(3)a
Tower Supply Curre	White	lcc	0)	315	350	mA	(3)b

Note (1) The ambient temperature is Ta = 25 ± 2 °C


Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>Is</sub>: the maximum current of the first ons after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




#### VCCS rising time is 0.5ms



Version 2.0 1 November 2012 8 / 32

Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 2 Current and  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed





Version 2.0 9/32 1 November 2012

可夫電ナ CHIMEI/NNOLUX

## PRODUCT SPECIFICATION

### 4.3.2 SYSTEM PWM SIGNAL SPECIFICATION

Parameter		Symbol	Value			On t	Note
			Min.	Тур.	Max.	O	Note
PWM Control Level	PWM High Level		3.0	-	3.6	V	
r vvivi Control Level	PWM Low Level		0	- (	0.5	V	
PWM Control Duty Ratio			5	Q	100	%	(1)
PWM Control Permissive Ripple Voltage		VPWM_pp	- (	$\mathcal{O}_{\mathcal{O}}$	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	198	-	2K	Hz	(2)

Note (1) If the PWM control duty ratio is less than 00%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.

Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{PWM} \le (N+0.66)*f$$
  
  $N: Integer (N \ge 3)$ 

f : Frame rate


Version 2.0 1 November 2012 10 / 32

### **4.3.3 BACKLIGHT UNIT**

		•	
Та	25 ±	2	٥С

Doromotor	Cumphal		Value		LIA C	Note
Parameter	Symbol	Min.	Тур.	Max.	Unito	Note
LED Light Bar Power Supply Voltage	VL	25.2	27	29.7	<b>\</b> \\	(1)(2)
LED Light Bar Power Supply Current	lL		132	C;	mA	(Duty100%)
Power Consumption	PL		3.564	3.9204	W	(3)
LED Life Time	$L_BL$	12,000	-	7	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better the adaptive boost converter with current that current the adaptive boost converter with current that control to drive LED light-bar.

Note (3) P. (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25  $\pm$ 2 °C and I<sub>L</sub> = 20 mA(Per EA) until the brightness becomes  $\leq$  50% of its original value.

Version 2.0 1 November 2012 11 / 32

## 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


### 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		N	V	(1)(3)
AUX AC Coupling Capacitor	$C_{AUX}$	75		200	nF	(2)

Note (1) Display port interface related AC coupled signals should fellow VESA DisplayPort Standard Version 1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.1.

(2) The AUX AC Coupling Capacitor should be placed on Coupling Capacitor should be placed on Coupling Capacitor.

(3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1



可夫電ナ CHIMEI/NNOLUX


## RODUCT SPECIFICATION

### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	87.9	138.5	145.4	MHz	-
	Vertical Total Time	TV	1104	1112	1120	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2040	2080	2120	Тс	-
	Horizontal Active Display Period	THD	920	1920	1920	Тс	-
	Horizontal Active Blanking Period	Ðβ	TH-THD	160	TH-THD	Tc	-

### DISPLAY SIGNAL TIMING DIAGRAM



Version 2.0 1 November 2012 13 / 32

可夫電ナ CHIMEI/NNOLUX 'KODUCT SPECIFICATION



Version 2.0 1 November 2012 14 / 32

可夫電丁 CHIMEI /NNOLUX PRODUCT SPECIFICATION

Timing Specifications: Follow VESA Embedded Display Port Standard Version 1

Parameter	Description	Reqd.	Val	lue	Unit	Notes
raiailletei	Description	Ву	Min	Max		Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms C	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	-
t3	Delay from LCD,VCCS to HPD high	Sink	0	200×	ms	-
t4	Delay from HPD high to link training initialization	Source	-C	<u>ئ</u>	ms	-
t5	Link training duration	Source	<b>)</b> (	-	ms	-
t6	Link idle	Source		-	ms	-
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	-
t8	Delay from valid video data from Source to backlight on	Source	ı	-	ms	-
t9	Delay from backlight off to end of valid video data	ource	-	-	ms	-
t10	Delay from end of valid video deta from Source to power off	Source	0	500	ms	-
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t <sub>A</sub>	LED power rail use time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t <sub>C</sub>	Delay from LED power rising to LED thaning signal	Source	10	-	ms	
t <sub>D</sub>	from LED dimming signal to power falling	Source	10	-	ms	-
tex	Delay from LED dimming signal to LED enable signal	Source	10	-	ms	-
N <sub>t</sub>	Delay from LED enable signal to LED dimming signal	Source	10	-	ms	<u>-</u>

ote (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) Please avoid floating state of the interface signal during signal invalid period.

Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.

Version 2.0 1 November 2012 15 / 32

可美電ナ CHIMEI/NNOLUX

### PRODUCT SPECIFICATION

### 5. OPTICAL CHARACTERISTICS

### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V <sub>cc</sub>	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL	CHARACTERISTICS"
LED Light Bar Input Current	Ι <sub>L</sub>	122	mA


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 3.1 and stable environment shown in Note (5).

### **5.2 OPTICAL SPECIFICATIONS**

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR	2/0	500	700	-	-	(2), (5), (7)
Dognanaa Tima	`	T <sub>R</sub>	0.0	-	14	19	ms	(2) (7)
Response Time	<del>-</del>	$T_F$	U	-	11	16	ms	(3), (7)
Average Lumin	ance of White	Lave		295	350	-	cd/m <sup>2</sup>	(4), (6), (7)
	Dod	Pχ	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.650		-	
	Red Ry Ry Greek Gx Gy naticity Bx By White	Ry	Viewing Normal		0.338		-	
Color Chromaticity		Gx	Angle	Typ – 0.03	0.329	Typ + 0.03	-	(1), (7)
		Gy			0.608		-	
		Bx			0.148		-	
,		Ву			0.047		-	
_		Wx			0.313		-	
	VVIIILE	Wy			0.329		ı	
文が	Horizontal	$\theta_{x}$ +		80	89			
VistrianAngla	Honzoniai	$\theta_{x}$ -	CD> 10	80	89	-	Dog	(1), (5),
Viewing Angle	•	θ <sub>Y</sub> +	CR≥10	80	89	Deg.	Deg.	(7)
	Vertical	θ <sub>Y</sub> -		80	89	-		
White Variation of 5 Points		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	70	80	-	%	(5), (6),

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ )

Normal



The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited.

### Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

1.A7A68A779 CR (X) is corresponding to the Contrast Ratio of the point (a) Figure in Note (6).



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L (x) is corresponding to the luminance of the point X at Figure in Note (6)

#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.

Version 2.0 1 November 2012 17/32 句実電ナ CHIMEI/NNOLUX 'KODUCT SPECIFICATION

Active area



Note (6) Definition of White Variation (3W)

Measure the luminance of gray level 63 at 5 points

8W<sub>5p</sub> = {Minimum [L (1) L (5)] / Maximum [L (1)~ L (5)]}\*100%

(X): Test Point X=1 to 13

Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.0 1 November 2012 18 / 32

付表電子 CHIMEI/NNOLUX

### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	70°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→70°C, 0.5hour; 100ccles, 1hour/cycle	
High Temperature Operation Test	60°C, 240 hours	(1) (2)
Low Temperature Operation Test	-10°C, 240 hours	
High Temperature & High Humidity Operation Test	60°C, RH 90%, 240hours	
ESD Test (Operation)	150pF, 330Ω, toedbycle Condition 1 Coolact Discharge, ±8KV Condition 2: Air Discharge, ±15KV	(1)
Shock (Non-Operating)	2206,203, half sine wave,1 time for each direction of ±X,±X,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normar display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Woration and Shock, the fixture in holding the module has to be hard and rigid enough so that it module would not be twisted or bent by the fixture.

Version 2.0 1 November 2012 19 / 32

### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as in wing explanation.



(a) Model Name: N133HSE - E21

(b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial 10 includes the information as below:

Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U


(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.


(e) UL logo: "XXXX" is factory ID

句美電子 CHIMEI /NNOLUX PRODUCT SPECIFICATION



Version 2.0 1 November 2012 21 / 32

CHIMEI INNOLUX



Version 2.0 22 / 32 1 November 2012

## CHIMEI INNOLUX

### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting title. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean curing the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB penciliard on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), EthiDalcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer the to chemical reaction.
- (6) Wipe off water droplets or oil immediate. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with leans, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull of food the LED wire.
- (11) Pins of Mector should not be touched directly with bare hands.

### 8.2 STORAGE PRECAUTIONS

- Wigh temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

### **8.3 OPERATION PRECAUTIONS**

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 2.0 1 November 2012 23 / 32

可夫電ナ CHIMEI/NNOLUX

## PRODUCT SPECIFICATION

### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as befined in the

VESA Plug & Display and FPDI standards.

1		Isplay and FPDI standards.		
Byte #(decimal)	Byte #(hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CM")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	0A	ID product code (N133HSE-E2))	49	01001001
11	0B	ID product code (hex LSB (rst; N133HSE-E21)	13	00010011
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed 50")	00	00000000
15	0F	ID S/N (fixed 100)	00	00000000
16	10	Week manufacture (fixed week code)	28	00101000
17	11	Year of manufacture (fixed year code)	16	00010110
18	12	EXP structure version # ("1")	01	00000001
19	13	D revision # ("4")	04	00000100
20		Vedio Input Definition	A5	10100101
21	(M)	Max H image size ("28.186cm")	1C	00011100
22	16د	Max V image size ("16.524cm")	10	00010000
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support	02	00000010
23	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	A7	10100111
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	05	00000101
27	1B	Red-x (Rx = "0.650")	A6	10100110
28	1C	Red-y (Ry = "0.338")	56	01010110
29	1D	Green-x (Gx = "0.329")	54	01010100
30	1E	Green-y (Gy = "0.608")	9B	10011011
31	1F	Blue-x (Bx = "0.148")	26	00100110
32	20	Blue-y (By = "0.047")	0C	00001100
33	21	White-x (Wx = "0.313")	50	01010000
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

Version 2.0 1 November 2012 24 / 32

### 可夫電丁 CHIMEI INNOLUX

## PRODUCT SPECIFICATION

45 2D Standard timing ID # 4 46 2E Standard timing ID # 5 47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7 51 33 Standard timing ID # 7 52 34 Standard timing ID # 8 53 35 Standard timing ID # 8 54 36 to VESA CVT Rev1.4) 55 37 # 1 Pixel clock (hex LSB first) 56 38 # 1 H active ("1920") 57 39 # 1 H blank ("160") 58 3A # 1 H active : H blank ("1020:160") 59 3B # 1 V active ("1080") 60 3C # 1 V blank ("32") 61 3D # 1 V active ("1080") 62 3E # 1 H sync offset : M sync pulse width : V sync width 64 40 # 1 sync offset : H sync pulse width : V sync width 65 sync pulse width : V sync width 66 1 Sync pulse width : V sync width 67 Sync width 68 1 Sync offset : H sync pulse width : V sync width 68 1 Sync offset : H sync pulse width : V sync width 69 1000000000000000000000000000000000000	0001
44 2C Standard timing ID # 4 45 2D Standard timing ID # 4 46 2E Standard timing ID # 5 47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7 51 33 Standard timing ID # 7 52 34 Standard timing ID # 8 53 35 Standard timing ID # 8 54 36 to VESA CVT Rev1.4) 55 37 # 1 Pixel clock (hex LSB first) 56 38 # 1 H active ("1920") 57 39 # 1 H blank ("160") 58 3A # 1 H active : H blank ("1020:160") 59 3B # 1 V active ("1080") 60 3C # 1 V blank ("32") 61 3D # 1 H sync offset : V sync pulse width ("2 : 4") 64 40 # Sync offset : V sync pulse width ("2 : 4") 65 0000 66 00000 67 0000000000000000000000	10001
44 2C Standard timing ID # 4 45 2D Standard timing ID # 4 46 2E Standard timing ID # 5 47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 49 31 Standard timing ID # 7 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7 51 33 Standard timing ID # 8 52 34 Standard timing ID # 8 53 35 Standard timing ID # 8 54 36 to VESA CVT Rev1.4) 55 37 # 1 Pixel clock (hex LSB first) 56 38 # 1 H active ("1920") 57 39 # 1 H blank ("1920") 58 3A # 1 H active : H blank ("1020:160") 59 3B # 1 V active ("1080") 60 3C # 1 V blank ("32") 61 3D # 1 V active (blank ("1080:32") 62 3E # 1 H sync offset : V sync pulse width ("2 : 4") 64 40 # Sync offset : V sync pulse width : V sync offset : V sync width	00001
46	00001
46	00001
47       2F       Standard timing ID # 5       01       0000         48       30       Standard timing ID # 6       01       0000         49       31       Standard timing ID # 6       01       0000         50       32       Standard timing ID # 7       01       0000         51       33       Standard timing ID # 8       01       0000         52       34       Standard timing ID # 8       01       0000         53       35       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         54       36       Standard timing ID # 8       01       0000         55       37       # 1 Pixel clock (hex LSB first)       36       0011         55       37       # 1 H	00001
48	00001
49       31       Standard timing ID # 6       01       0000         50       32       Standard timing ID # 7       01       0000         51       33       Standard timing ID # 8       01       0000         52       34       Standard timing ID # 8       01       0000         53       35       Standard timing ID # 8       01       0000         54       36       to VESA CVT Rev1.4)       36       0011         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1920:160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (Vblank ("1080 :32")       40       0100         62       3E       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         63       3F       # 1 H sync offset : V sync pulse width : V sync offset : V sync width       24	00001
50       32       Standard timing ID # 7       01       0000         51       33       Standard timing ID # 8       01       0000         52       34       Standard timing ID # 8       01       0000         53       35       Standard timing ID # 8       01       0000         54       36       Detailed timing description # 1 Pixel clock ("138.78MHz", According to VESA CVT Rev1.4)       36       0011         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1020:160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (V blank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         64       40       # 1 Sync offset : H sync pu	00001
51       33       Standard timing ID # 7       01       0000         52       34       Standard timing ID # 8       01       0000         53       35       Standard timing ID # 8       01       0000         54       36       to VESA CVT Rev1.4)       36       0011         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1020 :160")       70       0111         59       3B       # 1 V active ("1080")       38       0010         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         64       40       # Sync offset : V sync pulse width : V sync offset : V sync width       29       0000	00001
52       34       Standard timing ID # 8       01       0000         53       35       Standard timing ID # 8       01       0000         54       36       Detailed timing description # 1 Pixel clock ("138.78MHz", According to VESA CVT Rev1.4)       36       0011         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1820:160")       70       0111         59       3B       # 1 V active ("1080")       38       0010         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active ("46")       2E       0010         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("30")       1E       000         64       40       # 3 sync offset : H sync pulse width : V sync offset : V sync width       00       0000	00001
53       35       Standard timing ID # 8       01       0000         54       36       to VESA CVT Rev1.4)       36       0011         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1020":160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (V blank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         64       40       # 1 Sync offset : V sync pulse width : V sync offset : V sync width       20       0010         4** ** Sync offset : H sync pulse width : V sync offset : V sync width       24       0010	00001
Detailed timing description # 1 Pixel clock (*138.78MHz*, According to VESA CVT Rev1.4)  36	00001
54       36       to VESA CVT Rev1.4)         55       37       # 1 Pixel clock (hex LSB first)       36       0011         56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1920":160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (Volank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         64       40       # 40 sync offset : V sync pulse width : V sync offset : V sync width       20       0000	0110
56       38       # 1 H active ("1920")       80       1000         57       39       # 1 H blank ("160")       A0       1010         58       3A       # 1 H active : H blank ("1920:160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active, V blank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       24       0010         64       40       # 40 sync offset : V sync pulse width : V sync offset : V sync width       20       0010	0110
57	0110
58       3A       # 1 H active : H blank ("N20:160")       70       0111         59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (V blank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync offset : V sync pulse width ("2 : 4")       1E       0000         64       40       # 10 sync offset : V sync pulse width : V sync offset : V sync width       24       0010         40       40 sync offset : H sync pulse width : V sync offset : V sync width       20       0010	00000
59       3B       # 1 V active ("1080")       38       0011         60       3C       # 1 V blank ("32")       20       0010         61       3D       # 1 V active (V blank ("1080 :32")       40       0100         62       3E       # 1 H sync offset ("46")       2E       0010         63       3F       # 1 H sync pulse width ("30")       1E       000         64       40       # 40 sync offset : V sync pulse width ("2 : 4")       24       0010         # V sync offset : H sync pulse width : V sync offset : V sync width       0000	00000
60 3C # 1 V blank ("32") 20 0010 61 3D # 1 V active. V blank ("1080 :32") 40 0100 62 3E # 1 H sync offset ("46") 2E 0010 63 3F # 1 H sync offset : V sync pulse width ("30") 1E 0000 64 40 # 10 sync offset : V sync pulse width ("2 : 4") 24 0010 65 # 10 sync offset : H sync pulse width : V sync offset : V sync width 20 0000	0000
61 3D # 1 V active. V blank ("1080 :32") 40 0100 62 3E # 1 H sync offset ("46") 2E 0010 63 3F # 1 H sync pulse width ("30") 1E 000 64 40 # 10 sync offset : V sync pulse width ("2 : 4") 24 0010 65 # 10 sync offset : H sync pulse width : V sync offset : V sync width 20 0000	1000
62 3E # 1 H sync offset ("46") 2E 0010 63 3F # 1 H sync offset : V sync pulse width ("30") 1E 0000 64 40 # 10 sync offset : V sync pulse width : V sync offset : V sync width : V sync offset : V sync width : V sync offset : V sync width : 00000000000000000000000000000000000	00000
63 3F # 1 H-sy c pulse width ("30") 1E 000° 64 40 # 10 sync offset : V sync pulse width ("2 : 4") 24 0010  ## 10 sync offset : H sync pulse width : V sync offset : V sync width 20 0000	0000
64 40 # 10 sync offset : V sync pulse width ("2 : 4") 24 0010	01110
# Sync offset : H sync pulse width : V sync offset : V sync width	11110
# Sync offset : H sync pulse width : V sync offset : V sync width	0100
	00000
66 1 H image size ("282 mm") 1A 0001	11010
	0101
68 # 1 H image size : V image size ("282 : 165") 10 0001	10000
69 45 # 1 H boarder ("0") 00 0000	00000
46 # 1 V boarder ("0") 00 0000	00000
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives  18 0001	11000
Detailed timing description # 2 Pixel clock ("92.52MHz", According to VESA CVT Rev1.4)	0100
73 49 # 2 Pixel clock (hex LSB first) 24 0010	0100
74 4A # 2 H active ("1920") 80 1000	00000
75 4B # 2 H blank ("160") A0 1010	0000
76 4C # 2 H active : H blank ("1920 :160") 70 0111	0000
77 4D # 2 V active ("1080") 38 0011	1000
78 4E # 2 V blank ("32") 20 0010	0000
79 4F # 2 V active : V blank ("1080 :32") 40 0100	0000
80 50 # 2 H sync offset ("46") 2E 0010	01110
81 51 # 2 H sync pulse width ("30") 1E 000	11110
	0100
# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00000
84 54 # 1 H image size ("282 mm") 1A 0001	11010
85 55 # 1 V image size ("165 mm") A5 1010	

Version 2.0 1 November 2012 25 / 32


可夫電丁 CHIMEI INNOLUX PRODUCT SPECIFICATION

				.0
86	56	# 1 H image size : V image size ("282 : 165")	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	<b>60</b>	00000000
89	59	# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	<b>O</b> 18	00011000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ACCI	FE	11111110
94	5E	#3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end at ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with Mank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D .	# <b>V</b>	00	00000000
110	-	Reserved	00	00000000
111		4 FE (hex) defines ASCII string (Model Name"N156B3-L03", ASCII)	FE	11111110
112	<b>1</b> 70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
1)8	73	# 4 3rd character of name ("3")	33	00110011
116	74	# 4 4th character of name ("3")	33	00110011
117	75	# 4 5th character of name ("H")	48	01001000
118	76	# 4 6th character of name ("S")	53	01010011
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("E")	45	01000101
122	7A	# 4 Ath character of name ("2")	32	00110010
123	7B	# 4 Bth character of name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	6A	01101010

Version 2.0 1 November 2012 26 / 32


CHIMEI INNOLUX

PRODUCT SPECIFICATION




Version 2.0 1 November 2012 27 / 32 CHIMEI INNOLUX

PRODUCT SPECIFICATION




Version 2.0 28 / 32 1 November 2012

句美電子 CHIMEI /NNOLUX PRODUCT SPECIFICATION




Version 2.0 1 November 2012 29 / 32

句美電ナ CHIMEI INNO<mark>LUX</mark> PRODUCT SPECIFICATION



Version 2.0 1 November 2012 30 / 32


### PRODUCT SPECIFICATION



Version 2.0 1 November 2012 31 / 32

可美電士 CHIMEI /NNOLUX

### PRODUCT SPECIFICATION



Version 2.0 1 November 2012 32 / 32