

((√)	Preli	im	ninary	Sp	ecifi	cation	S

() Final Specifications

Module	15.6"FHD 16:9 Color TFT-LCD with LED Backlight design				
Model Name	B156HAN01.0 (H/W: 0A)				
Note (♠)	LED Backlight with driving circuit design				

Customer	Date		Approved by	Date	
Checked & Approved by	Date		Prepared by	Date	
			<u>Tina GT Lin</u>	10/25/2012	
Note: This Specification is subject to change without notice.			DMPBU Marke AU Optronics		



Contents

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	
4. Absolute Maximum Ratings	
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	
5.2 Backlight Unit	15
6. Signal Interface Characteristic	
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	17
6.3 Interface Timing	19
6.4 Power On Sequence	
7. Panel Reliability Test	21
7.1 Vibration Test	21
7.2 Shock Test	21
7.3 Reliability Test	21
8. Mechanical Characteristics	22
8.1 LCM Outline Dimension	22
9. Shipping and Package	24
9.1 Shipping Label Format	
9.2 Carton Package	
9.3 Shipping Package of Palletizing Sequence	25
10. Appendix: EDID Description	



Record of Revision

Version and Date		Page	Old description	New Description	Remark
0.1	2012/10/25	All	First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B156HAN01.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156HAN01.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^\circ$ C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	394.9			
Active Area	[mm]	344.16 x 193	.59		
Pixels H x V		1920 x 3(RGI	3) x 1080		
Pixel Pitch	[mm]	0.17925 x 0.1	7925		
Pixel Format		R.G.B. Vertic	al Stripe		
Display Mode		Normally Blo	ıck		
White Luminance (I _{LED} = 20mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 points average) 255 min. (5 points average)			
Luminance Uniformity		1.25 max. (5	points)		
Contrast Ratio		800 typ			
Response Time	[ms]	25 typ			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	5.4max. (Include Logic and Blu power)			
Weight	[Grams]	380 max.			
	[mm]		Min.	Тур.	Max.
Physical Size		Length	359.0	359.5	360.0
Include bracket		Width	223.3	223.8	224.3
		Thickness			3.2
Electrical Interface		2 channel L	√DS		
Glass Thickness	[mm]	0.3			
Surface Treatment		Glare			
Support Color		262K colors (RGB 6-bit)			
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60			
RoHS Compliance		RoHS Compliance			

Note: Contrast ratio measured in the center of screen



2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	255	300		cd/m²	1, 4, 5.
Viewing Ar			Horizontal (Right) CR = 10 (Left)	80 80	85 85		degre	
Viewing Ai	igi e	Ψн Ψι	Vertical (Upper) CR = 10 (Lower)	80 80	85 85		е	4, 9
Luminance Un	iformity	δ _{5P}	5 Points			1.25		1, 3, 4
Luminance Un	Luminance Uniformity		13 Points			1.60		2, 3, 4
Contrast Ro	Contrast Ratio				800	-		4, 6
Cross tal	Cross talk					4		4, 7
Response T	ime	T_{RT}	Rising + Falling		25		msec	4, 8
	Red	Rx		TBD	TBD	TBD		
	Red	Ry		TBD	TBD	TBD		
	Green	Gx		TBD	TBD	TBD		
Color / Chromaticity	010011	Gy		TBD	TBD	TBD		
Coordinates	Dive	Bx	CIE 1931	TBD	TBD	TBD		4
	Blue	Ву		TBD	TBD	TBD		
	\A/lo:t.c	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC	NTSC			-	72	_		


Note: Contrast ratio measured in the center of screen



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


c	=	Maximum Brightness of five points
δw5		Minimum Brightness of five points
c	_	Maximum Brightness of thirteen points
δ w13	_	Minimum Brightness of thirteen points



AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5 L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) =
$$\frac{\text{Briahtness on the "White" state}}{\text{Briahtness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin one channel Module





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

ltem	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


	. 9				
ltem	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

 +



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	1	1.1	[Watt]	Note 1/2
IDD	IDD Current	-	ı	367	[mA]	Note 1/2
IRush	Inrush Current	-	•	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition







5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{тн}	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
VīL	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform







5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	4.3	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I⊧=20mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.3.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark	
LED Power Supply	VLED	6	12.0	21.0	[Volt]		
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Define	
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Define as Connector Interface	
PWM Input Frequency	FPWM	200	1K	10K	Hz	(Ta=25°C)	
PWM Duty Ratio	Duty	5		100	%		



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G B	R G B
			1		
			•		'
	'	'	'	'	'
			:		
					.
					.
					•
		•		•	•
		•	•		•
	٠.	'	'	•	'
1080 th Line	R G B	R G B		R G B	R G B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	I-PEX 20455-040E-12 or Compatible
Mating Housing/Part Number	I-PEX 20453-040T or Compatible


6.2.2 Pin Assignment


LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description
1	NC	No connection (Reserved for supplier)
2	AVDD	PowerSupply,3.3V(typical)
3	AVDD	PowerSupply,3.3V(typical)
4	DVDD	DDC 3.3Vpower
5	NC	No connection
6	SCL	DDCClock
7	SDA	DDCData
8	Odd_Rin0-	-LVDSdifferential data input(R0-R5,G0)
9	Odd_Rin0+	+LVDSdifferential data input(R0-R5,G0)
10	GND	Ground
11	Odd_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
12	Odd_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
13	GND	Ground
14	Odd_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
15	Odd_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	Odd_ClkIN-	-LVDSdifferential clock input
18	Odd_ClkIN+	+LVDSdifferential clock input
19	GND	Ground-Shield
20	Even_Rin0-	-LVDSdifferential data input(R0-R5,G0)
21	Even_Rin0+	+LVDSdifferential data input(R0-R5,G0)



22	GND	Ground
23	Even_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
24	Even_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
25	GND	Ground
26	Even_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
27	Even_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
28	GND	Ground
29	Even_ClkIN-	-LVDSdifferential clock input
30	Even_ClkIN+	+LVDSdifferential clock input
31	GND	Ground-Shield
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No connection (Reserved for supplier)
35	BLIM	PWM for luminance control
36	LED_Enable/NC	BL On/Off
37	NC	No connection (Reserved for supplier)
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply





Note2: Input signals shall be low or High-impedance state when VDD is off,



AU OPTRONICS CORPORATION

6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	-	- 60		Hz
Clock frequency		1/ Tclock	132	132 141		MHz
	Period	T∨	1084	1110	1080+A	
Vertical	Active	T _{VD}		T Line		
Section	Blanking	T ∨B	4	30	А	
	Period	T _H	2000	2080	1920+B	
Horizontal	Active	T HD		1920		T Clock
Section	Blanking	Т нв	80	160	В	

Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1920+B)*(1080+A)*60<149.1MHz

Note 3: Clock frequency number is for reference, real setting value refer to EDID

6.3.2 Timing diagram






AU OPTRONICS CORPORATION

6.4 Power On Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



Note 1: If T3<200ms, the display garbage may occur. (T3>200ms is recommended)

Note 2: If T1 or T12<0.5ms, the inrush current may cause the damage of fuse. If T1 or T12<0.5ms, the inrush current I^2t is under typical melt of fuse Spec., there is no mentioned problem.



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C , 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.


No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension
- 8.1.1 Standard Front View




22 of 28



AU OPTRONICS CORPORATION

8.1.2 Standard Back View



B156HAN01.0 Document Version :0.1 23 of 28



- 9. Shipping and Package
- 9.1 Shipping Label Format



Manufactured YY / WW Model No: B156HAN01.0 **AU Optronics** MADE IN CHINA (S01)

H/W: 0A F/W:1

C 🖺 US (













9.2 Carton Package



9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	10	00010000	16	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	06	00000110	6	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	97	10010111	151	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	53	01010011	83	
1E	Green y	94	10010100	148	
1F	Blue x	26	00100110	38	
20	Blue y	1C	00011100	28	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	<u> </u>
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	



	AU OPTRONICS CORPORA	ı	I	l í	
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	C0	11000000	192	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	20	00100000	32	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	64	01100100	100	
40	VertSync.Offset : VertSync.Width	8E	10001110	142	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	B8	10111000	184	
49	Pixel Clock/10,000 (MSB)	24	00100100	36	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128	
4B	Horizontal Blanking Pixels, lower 8 bits	C0	11000000	192	
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112	
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	56	
4E	Vertical Blanking Lines, lower 8 bits	20	00100000	32	
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64	
50	Horizontal Front Porch, lower 8 bits	30	00110000	48	
51	Horizontal Sync Pulse, lower 8 bits	64	01100100	100	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	8E	10001110	142	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	58	01011000	88	
55	Vertical Image Size in mm, lower 8 bits	C1	11000001	193	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
	A CONTRACTOR OF THE PROPERTY O	THE REAL PROPERTY.			



	Nortical Barder	ĺ			
58	Vertical Border	00	00000000	0	
59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	НА	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	HBP	00	00000000	0	
61	НВ	00	00000000	0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	vs	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	0C	00001100	12	
72	PWM % [7:0] @ Step 5	33	00110011	51	
73	PWM % [7:0] @ Step 10	F9	11111001	249	
74	Nits [7:0] @ Step 0	0A	00001010	10	
75	Nits [7:0] @ Step 5	3C	00111100	60	
76	Nits [7:0] @ Step 10	64	01100100	100	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1F	00011111	31	
78	Backlight Power @ 60 nits =	14	00010100	20	
79	Backlight Power @ Step 10 =	22	00100010	34	
7A	Nits @ 100% PWM Duty =	6E	01101110	110	Power Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	10	00010000	16	