

## **CUSTOMER APPROVAL SHEET**

Company Name

**MODEL** 

CUSTOMER Title : APPROVED Name :

APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver. 07)
APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver. 07)
APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 07)
CUSTOMER REMARK:

AUO PM : Anderson Wu P/N : <u>97.03A23.000</u>

Comment:



Doc. version :	0.7
Total pages :	42
Date :	2009/12/08

# Product Specification 3.5" COLOR TFT-LCD MODULE

Model Name:	A035QN04 V0/00
Planned Lifetime:	From 2009/06 To 2011/12
Phase-out Control:	From 2011/09 To 2011/12
EOL Schedule:	2011/12

>< >> > Preliminary Specification

< >Final Specification

Note: The content of this specification is subject to change.

© 2009 AU Optronics All Rights Reserved, Do Not Copy.




Version: 0.7

Page: 1/40

### **Record of Revision**

Version	Revise Date	Page	Content
0.0	20090428		Draft
0.1	20090714	8 11 12 13~14 13 16 17 18 21 30 31~32	Drawing of Outline dimension Modified Dot Data Clock Add Current Consumption data and NOTE.1 Modified DOTCLK Frequency and DOTCLK Period Remove DE mode timing. Modified Mode without Dummy Timing Characteristics Modified serial setting map Remove MODE register description. Modified R1 Register description. Recommend for R2,R3 Register. Modified R8 Register description. Add Recommended Register Settings Add Power on/off Sequence
0.2	20090723	33 11 12~14 19 33	Add Suggested Circuit  Modify dot clock typical value Modify AC timing Modify R2 and R3 description Modify suggest circuit
0.3	20090804	All	New format
0.4	2009/8/21	4 7 12 23 31	Pin Assignment Power supply define Remove Note.2 Touch Screen Panel Specifications Update Power on/off Sequence
0.5	2009/09/11	30 31	Modify Recommended Register Settings Update Power on/off Sequence
0.6	2009/10/7	25	Add touch panel calibration recommend
0.7	2009/10/29	12~13 16 17 18 19 20 35~38	Add YUV mode interface Update Command Register Setting Modify R0 register Modify R1 register Modify R2 register Add R4 register Add all interface command register





Version: 0.7

Page: 2/40

### Contents

Α.	General Information	4
В.	Electrical Specifications	5
	1. Pin Assignment	7 8
	b. Backlight driving conditions	8
	4. AC Timinga. Display General Information	9 9
	b. 8-bit Serial Interface	. 10
	c. YUV Interface	. 12
	d. SPI Timing Diagram	. 14
	e. SPI Timing Specification	. 15
	5. Command Register Settings	
	b. Description of serial control data	. 17
	I. R0 Register	. 17
	II. R1 Register	. 18
	III. R2 Register	. 19
	IV. R3 Register	. 19
	V. R4 Register	. 20
	VI. R5 Register	. 20
	VII. R6 Register	. 21
	VIII. R7 Register	. 21
	IX. R8 Register	. 22
	X. R9 Register	. 23
	XI. R10 Register	. 23
	XII. R11~14 Register	. 24
C.	Optical Specification (Note1, Note 2 and Note 3)	. 25
D.	Touch Screen Panel Specifications	. 28
	Electrical Characteristics     Mechanical Characteristics     Life test Condition.	. 28
	4. Attention	
E.	Reliability Test Items	
F.	Packing Form	
G.	Outline dimension	
Н.	Application note	
	Recommended Register Settings     a. 8-bit Serial Interface HV Sync. Mode without Dummy	
	b. 8-bit Serial Interface HV Sync. Mode with Dummy	. 36
	c. YUV640 Mode with Dummy	. 37



Version: 0.7

Page: 3/40

d. YUV640 Mode with Dummy	
2. Power on/off sequenc	39
	39
f. Power off (Standby Enabling)	39
3. Suggested Circuit	40



Version: 0.7

Page: 4/40

### A. General Information

NO.	ltem	Specification	Remark
1	Display resolution ( dot )	320 RGB (H)×240(V)	
2	Active area (mm)	70.08x52.56	
3	Screen size (inch)	3.5(Diagonal)	
4	Dot pitch ( um )	0.073(H)×0.219(V)	
5	Color configuration	R, G, B strip	
6	Overall dimension (mm)	76.90(H)x63.90(V)x4.07(T)	Note 1
7	Weight (g)	40	
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension



Version:

0.7

Page: 5/40

### **B.** Electrical Specifications

### 1. Pin Assignment

No.	Pin Name	I/O	Description	Remarks
1	VLED+	Р	Backlight LED anode	
2	VLED-	Р	Backlight LED cathode	
3	X1	I/O	Touch panel right electrode (R)	
4	Y2	I/O	Touch panel bottom electrode (B)	
5	X2	I/O	Touch panel left electrode (L)	
6	Y1	I/O	Touch panel top electrode (U)	
7	VCOM	I	Common electrode driving voltage	
8	GND	G	Power Grounding	
9	DOTCLK	1	Data clock Input	
10	GND	G	Power Grounding	
11	VSYNC	I	Vertical sync input	
12	HSYNC	I	Horizontal sync input	
13	DATA0	1	Serial data	
14	DATA 1	I	Serial data	
15	DATA 2	I	Serial data	
16	DATA 3	I	Serial data	
17	DATA 4	1	Serial data	
18	DATA 5	I	Serial data	
19	DATA 6	I	Serial data	
20	DATA 7	I	Serial data ( MSB )	
21	VDDIO	Р	Voltage input pin for logic I/O	
22	RESET	I	System reset pin	Fixed to VDDIO if
	001			not used.
23	SCL	1	Clock input pin in serial mode	
24	CSB	- I	Chip select pin of serial interface	
25	SDA	-	Data input pin in serial mode	
26	GND	G	Power Grounding	
27	VDD	Р	Booster input voltage pin	
28	VCC	С	Stabilizing capacitor	
29	C4M	С	Pins to connect capacitance for power circuitry	
30	C4P	С	Pins to connect capacitance for power circuitry	
31	VINT3	С	Intermediate voltage for charge pump	




Version: 0.7

Page: 6/40

32	VDD	Р	Booster input voltage pin
33	VINT1	С	Intermediate voltage for charge pump
34	C2P	С	Pins to connect capacitance for power circuitry
35	C2M	С	Pins to connect capacitance for power circuitry
36	C1P	С	Pins to connect capacitance for power circuitry
37	C1M	С	Pins to connect capacitance for power circuitry
38	GND	G	Power Grounding
39	C3P	С	Pins to connect capacitance for power circuitry
40	СЗМ	С	Pins to connect capacitance for power circuitry
41	VINT2	С	Intermediate voltage for charge pump
42	C5P	С	Pins to connect capacitance for power circuitry
43	C5M	С	Pins to connect capacitance for power circuitry
44	VGH	С	Pins to connect capacitance for power circuitry
45	C6P	С	Pins to connect capacitance for power circuitry
46	C6M	С	Pins to connect capacitance for power circuitry
47	VGL	С	Pins to connect capacitance for power circuitry
48	VCOMH	С	Power setting capacitor for VCOM
49	VCOML	С	Power setting capacitor for VCOM
50	VCOM	-	Common electrode driving voltage

I : Input, O : Output, C : Capacitor, P : Power, D : Dummy

Note: Definition of scanning direction, Refer to figure as below:





Version:

Page: 7/40


0.7

### 2. Absolute Maximum Ratings

Items	Symbol	Va	lues	Unit	Condition	
items	Syllibol	Min.	Max.	Oill		
Power Voltage	VCI / VDDIO	-0.3	4	V		
LED Reverse Voltage	Vr		5	V	One LED	
LED Forward Current	lf		22	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.





A035QN04 V0/00 Product Spec Version: 0.7

Page: 8/40


### 3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

### a. TFT- LCD Panel (GND=0V)

Parameter		Symbol	Min	Тур	Max	Unit	Notes
Power Supply		VDD	3.0	3.3	3.6	٧	
Fower Supply		VDDIO	1.65	3.3	3.6	٧	
Frame Frequenc	Frame Frequency			60		Hz	
Dot Data Clock	8 bits serial without dummy	DCLK		27		MHz	
Dot Data Clock	8 bits serial with dummy	DOLK		24.53		IVIITZ	
Input Signal Voltage		Vi	0		0.3 x VDDIO	V	
		VI	0.7 x VDDIO		VDDIO	V	
Current Consumption		IVCC		12	15	mA	

Note 1: Frame rate is 60Hz. Test pattern is the following picture.



### b. Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.[Note1]	Unit	Remark
Backlight Current			20	22	mA	
Backlight voltage	$V_{L}$		(19.2)	21	٧	




Version:

0.7


Page: 9/40

### 4. AC Timing

### a. Display General Information



Characteristics	Symbol	Target Min	Target Typ	Target Max	Units
Vertical Sync. Setup Time	t <sub>vsys</sub>	12	-	-	nSec
Vertical Sync. Hold Time	t <sub>vsyh</sub>	12	-	-	nSec
Horizontal Sync. Setup Time	t <sub>hsys</sub>	12	-	-	nSec
Horizontal Sync. Hold Time	t <sub>hsyh</sub>	12	-	-	nSec
DOTCLK Low Period	t <sub>CKL</sub>	20	-	-	nSec
DOTCLK High Period	t <sub>CKH</sub>	20	-	-	nSec
Data Setup Time	t <sub>ds</sub>	12	-	-	nSec
Data Hold Time	t <sub>dh</sub>	12	-	-	nSec
Rise/Fall Time	t <sub>r</sub> /t <sub>f</sub>	5	-	10	nSec



MO

Version: 0.7

Page: 10/40

### b. 8-bit Serial Interface




Table: 8-bit Serial Interface HV Sync. Mode without Dummy Timing Characteristics

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK free	luency		1/t <sub>DOTCLK</sub>	13.5	27	30	MHz	
	Period		t <sub>H</sub>	1024	1716	1728	t <sub>DCLK</sub>	
	Display period		t <sub>DATA</sub>		960		t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>HBP</sub>	50	70	255	t <sub>DCLK</sub>	Note 1
	Front porch		t <sub>HFP</sub>	14	686	718	t <sub>DCLK</sub>	
	Pulse width		t <sub>HSW</sub>	1	1	t <sub>HBP</sub> - 1	t <sub>DCLK</sub>	
	Period	Odd	4	247.5	262.5	276.5		
		Even	$ t_{\vee}$	247.5	262.5	276.5	t <sub>H</sub>	
	Diamlassasiad	Odd			240			
	Display period	Even	- t <sub>AL</sub>		240	t <sub>H</sub>		
VSYNC	Back porch	Odd	t <sub>VBP</sub>	6	21	31	t <sub>⊢</sub>	Note 2
VSTNC	Back policii	Even	VBP	6.5	21.5	31.5	Ч	Note 2
	Front porch	Odd	+	1.5	1.5	-	+	
	Front porch	Even	- t <sub>VFP</sub>	1	1	-	t <sub>H</sub>	
	Pulse width	Odd	+	1+	1+	1+		
	ruise wiulii	Even	- t <sub>VSW</sub>	1t <sub>DCLK</sub>	1t <sub>DCLK</sub>	1t <sub>H</sub>		



A035QN04 V0/00 Product Spec Version:

Page: 11/40

0.7

Note 1: The t<sub>HBP</sub> time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.


Note 2: The  $t_{VHP}$  time is adjustable by setting register VBLK.

\*Frame rate = DCLK frequency/(tH \* tV). The condition (70Hz≥Frame rate≥55Hz) must be satisfied.

Table: 8-bit Serial Interface HV Sync. Mode with Dummy Timing Characteristics

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK fre	equency		1/t <sub>DotCLK</sub>	20.54	24.535	30	MHz	
	Period		t <sub>H</sub>	1354	1560	1907	t <sub>DCLK</sub>	
	Display perio	od	t <sub>DATA</sub>		1280		t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>HBP</sub>	50	241	255	t <sub>DCLK</sub>	
	Front porch		t <sub>HFP</sub>	24	39	372	t <sub>DCLK</sub>	
	Pulse width		t <sub>HSW</sub>	1	1	t <sub>HBP</sub> - 1	t <sub>DCLK</sub>	
	Period	Odd	4	247.5	262.5	276.5	+	
	Fenou	Even	t <sub>V</sub>	247.0	202.5	270.5	t <sub>H</sub>	
	Display	Odd	<b>+</b>		240	<b>t</b>		
	period	Even	t <sub>AL</sub>		240		t <sub>H</sub>	
VSYNC	Back porch	Odd	<b>t</b>	6	21	31	<b>+</b>	
VSTNC	Dack porch	Even	- t <sub>VBP</sub>	6.5	21.5	31.5	t <sub>H</sub>	
	Front porch	Odd	- t <sub>VFP</sub>	1.5	1.5	-	<b>+</b>	
	Tront porch	Even	WED	1	1	-	t <sub>H</sub>	
	Pulse width	Odd	t	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	1t <sub>H</sub>		
	I disc width	Even	t <sub>vsw</sub>	LUCLK	LIDCLK	·ч		

<sup>\*</sup>Frame rate = DCLK frequency/(tH \* tV). The condition (70Hz≥Frame rate≥55Hz) must be satisfied.






Version: 0.7

Page: 12/40

### c. YUV Interface






Table: YUV640 Interface HV Sync. Mode Timing Characteristics

	Parameter		Symb	Min.	Тур.	Max.	Unit.	Remark
DCLK fro	equency		1/t <sub>DCLK</sub>	20.65	24.535	30	MHz	
	Period		t <sub>H</sub>	1362	1560	1907	t <sub>DCLK</sub>	
	Display period	k	t <sub>hd</sub>		1280		$t_{DCLK}$	
HSYNC	Back porch		t <sub>hbp</sub>	50	240	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>	32	40	372	$t_{DCLK}$	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	Period	Odd Even	t <sub>V</sub>	247.5	262.5	276.5	t <sub>H</sub>	
	Display period	Odd Even	t <sub>vd</sub>	240			t <sub>H</sub>	
\ (0\ (N) 0	<b>D</b> 1	Odd		6	21	31		
VSYNC	Back porch	Even	t <sub>vbp</sub>	6.5	21.5	31.5	t <sub>H</sub>	
	Front norsh	Odd	4	1.5	1.5	-	4	
	Front porch	Even	t <sub>vfp</sub>	1	1	-	t <sub>H</sub>	
	Pulse width	Odd	+		1		<b>+</b>	
	ruise wiutii	Even	t <sub>vsw</sub>	_	ı	-	t <sub>DCLK</sub>	



Version: 0.7

Page: 13/40

Table: YUV720 Interface HV Sync. Mode Timing Characteristics

	Parameter		Symb	Min.	Тур.	Max.	Unit.	Remark
DCLK fre	equency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period		t <sub>H</sub>	1524	1716	1907	t <sub>DCLK</sub>	
	Display perio	od	t <sub>hd</sub>		1440		$t_{DCLK}$	
HSYNC	Back porch		t <sub>hbp</sub>	50	240	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>	34	36	212	$t_{DCLK}$	
	Pulse width		t <sub>hsw</sub>	1	1	•	t <sub>DCLK</sub>	
	Period	Odd	t <sub>V</sub>	247.5	262.5	276.5	t <sub>H</sub>	
	i enou	Even	١,		202.5			
	Display	Odd	4		240		<b>+</b>	
	period	Even	$t_{vd}$		240		t <sub>H</sub>	
VSYNC	Pook porch	Odd	4	6	21	31	+	
VSTNC	Back porch	Even	$t_{vbp}$	6.5	21.5	31.5	t <sub>H</sub>	
	Front norch	Odd	4	1.5	1.5	-	4	
	Front porch	Even	t <sub>vfp</sub>	1	1	-	t <sub>H</sub>	
	Pulse width	Odd	+	1 +	4.4	1t <sub>H</sub>		
	ruise widti	Even	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	I LH		

Note 1: The t<sub>HBP</sub> time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The  $t_{\text{VHP}}$  time is adjustable by setting register VBLK.


\*Frame rate = DCLK frequency/( tH \* tV). The condition (70Hz≥Frame rate≥55Hz) must be satisfied.




Version: 0.7

Page: 14/40


### d. SPI Timing Diagram



#### Write Mode:



#### Read Mode:




Version: 0.7

Page: 15/40

### e. SPI Timing Specification

SCL

**SDA** 



CS

Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t <sub>so</sub>	50			ns
CS input hold Time	t <sub>H0</sub>	50			ns
CS pulse high width	t <sub>W2</sub>	1			us
Serial data input setup Time	t <sub>S1</sub>	50			ns
Serial data input hold Time	t <sub>H1</sub>	50			ns
SCL pulse low width	t <sub>W1L</sub>	50			ns
SCL pulse high width	t <sub>W1H</sub>	50			ns



A035QN04 V0/00 Product Spec Version:

Page: 16/40

0.7

### 5. Command Register Settings

### a. Serial setting map

> () is default

No.	Re	gist	ter a	add	ress		MSB		F	Register da	ta				LSE	LSB	
NO.	A4	А3	<b>A2</b>	<b>A</b> 1	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R0	0	0	0	0	R/W	0	0	0	0	0	UD (1)	SHL (1)	GRB (1)	STB (0)	SHDB (0)	SHCB (1)	
R1	0	0	0	1	R/W	х	х	х	_	Y_CbCr 1 1 1					SEL (000)		
R2	0	0	1	0	R/W	x	x	1		HBLK (01000110)							
R3	0	0	1	1	R/W	x	x	x	x	0	0			/BLK 10101			
R4	0	1	0	0	R/W	x	1	1	1	1	0	0	1	0	1	AVGY	
R5	0	1	0	1	R/W	х	х	х	х	х	х	х			TRAS1 000)		
R6	0	1	1	0	R/W	х	х	х	x		ı	BRIGHT (1000)					
R7	0	1	1	1	R/W	х	х	x	x		OP (000)		VGL_ (10			_SEL  1)	
R8	1	0	0	0	R/W	x	x	x	1			VCOI (01100					
R9	1	0	0	1	R/W	x	x	x	x			VCO (01100					
R10	1	0	1	0	R/W	x	x	x	PWM_400K (0)	DC_F (1)	CLK_C (10		0	1	1	0	
R11	1	0	1	1	R/W	x	GMA_M (1)		GMA_V4 (011)		G	MA_V1 (011)			GMA_' (011)		
R12	1	1	0	0	R/W	x	x		GMA_V48 (011)		GI	MA_V36 (011)		•	GMA_\ (011)		
R13	1	1	0	1	R/W	х	х	х	x	х	GMA V59 GMA V						
R14	1	1	1	0	R/W	х	х	х	х	х	GMA V63 GMA V6						
R15	1	1	1	1	R/W	х	х	х	x	х	VENDOR VERSION						

<sup>&</sup>quot;X" => Please set to '0'.

#### NOTE:

- 1. "\*" is for engineering reserved register setting, and please follow the suggested value.
- 2. Please refer to our recommended register settings section for better performance.



A035QN04 V0/00 Product Spec Version:

Page: 17/40

0.7

### b. Description of serial control data

### I. R0 Register

No.	<b>A4</b>	А3	<b>A2</b>	Α1	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	R/W	0	0	0	0	0	UD (1)	SHL (1)	GRB (1)	STB (0)	SHDB (0)	SHCB (1)

### UD: Vertical shift direction selection

UD	Function						
D5	Function						
0	Shift from down to up, Last line = G1←G2G239←G240 = First line						
1	Shift from up to down, First line = G1→G2G239→G240 = Last line ( <b>Default</b> )						

#### SHL: Horizontal shift direction selection


SHL	Function						
D4	runction						
0	Shift from right to left, Last data = S1←S2…S959←S960 = First data						
1	Shift from left to right, First data = S1→S2…S959→S960 = Last data (Default)						

#### GRB: Global reset

GRB	Function
D3	Function
0	Reset all registers to default value
1	Normal operation (Default)

### STB: Standby mode setting

STB	Function				
D2 Function					
0	Standby (Display OFF); timing control, DAC, and DC/DC converter are off, and				
U	register data should be kept (Default)				
1	Normal operation (Display ON), with power on/off sequence				





Version: 0.7

Page: 18/40

### SHDB: DC-DC converter shutdown setting

SHDB	Function						
D1	runction						
0	DC-DC converter is off. (Default)						
1	DC-DC converter is on.						
1	DC-DC controls by STB and power on/off sequence.						

### SHCB: Charge Pump shutdown setting

SHCB	Function							
D0 Function								
0	Charge Pump converter is off.							
1	Charge Pump converter is on. (Default)							
1	Charge Pump controls by STB and power on/off sequence.							

### II. R1 Register

No.	Α4	A 3	<b>A2</b>	<b>A</b> 1	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	0	0	1	R/W	x	x	x	_	bCr 0)	1	1	1		SEL (0)	

### Y\_CbCr: Y & CbCr exchange position (only valid for YUV640 / YUV720)

Y_CbCr						Funct	ion			
D7~D6	1 351011									
00	Cb1	Y1	Cr1	Y2	Cb2	Y3	Cr2	Y4	(Default)	
01	Cr1	Y1	Cb1	Y2	Cr2	Y3	Cb2	Y4		
10	Y1	Cb1	Y2	Cr1	Y3	Cb2	Y4	Cr2		
11	Y1	Cr1	Y2	Cb1	Y3	Cr2	Y4	Cb2		

### SEL: Input data timing format selection

SEL	Function
000	HV mode without dummy.(Default)
001	HV mode with dummy.
100	HV mode with YUV640
101	HV mode with YUV720



Version: 0.7

Page: 19/40

### III. R2 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A</b> 1	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R2	0	0	1	0	R/W	v	<b>Y</b>	1				НВ	LK			
K2	U	U	•	U	IK/VV	X	X	•				(0100	0110)			

### HBLK: Horizontal blanking setting.


HBLK(D7~D0)	HBLK	Unit	Remark					
00110010	50		Without					
01000110 (Default)	70(Default)	DCLK(*)	dummy					
11111111	255		dullilly					
00110010	50	50						
11110001 (Default)	241(Default)	DCLK(*)	With dummy					
11111111	255		dullilly					
00110010	50		YUV640					
11110000 (Default)	240(Default)	DCLK(*)	YUV720					
11111111	255		107720					

### IV. R3 Register

No.	Α4	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Da	0	0	4	4	DAM	ζ.	ζ.		<b>V</b>		^			VBLK		
R3	U	U	1	1	R/W	Х	Х	Х	Х	0	U			(10101)		

### VBLK: Vertical blanking setting

VBLK(D4~D0)	VBLK	Unit
00001	1	
10101	21 (Default)	$t_H$
11111	31	





Version: 0.7

Page: 20/40

### V. R4 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R4	1	0	0	0	R/W	х	1	1	1	1	0	0	1	0	1	AVGY

### AVGY: Average luminance Y setting

AVGY	Function					
D0	Function					
0	Only used odd Y sample for YUV to RGB conversion					
1	Used odd and even Y sample for YUV to RGB conversion (Default)					

Note: This function is only used for YUV640, YUV720.

#### AVGY='0'

 $R_n=1.164*(Y_{2n-1}-16) + 1.596*(C_{rn}-128)$ 

 $G_n$ =1.164\*( $Y_{2n-1}$ -16) - 0.813\*( $C_{rn}$ -128) - 0.392\*( $C_{bn}$ -128)

 $B_n=1.164*(Y_{2n-1}-16) + 2.017*(C_{bn}-128)$ 

Where Y:16~235 C<sub>r</sub>:16~240 C<sub>b</sub>:16~240

#### AVGY='1'

 $R_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16]+1.596*(C_{rn}-128)$ 

 $G_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] - 0.813*(C_{rn}-128) - 0.392*(C_{bn}-128)$ 

 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn}-128)$ 

Where Y:16~235 C<sub>r</sub>.16~240 C<sub>h</sub>:16~240

### VI. R5 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
D.F		4	•	4	D/\/		v	v	v	v	<b>V</b>	v			CONT	RAST	
R5	0	1	U	1	R/W	Х	X	X	Х	Х	X	X		(10	00)		

#### CONTRAST: RGB contrast level adjustment

CONTRAST	Function					
D3~D0	Function					
0000	0					
1000	1 (Default)					
1111	1.875					


Note: each step is 0.125/LSB.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version: 0.7

Page: 21/40



8-bit serial setting to control the contrast (gain) for RGB signals

DOUT [7:0] = DIN[7:0] x Contrast[ 0 to 1.0 to 1.875]

Note: output value above "255" is clipped

VII. R6 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	1	1	0	R/W	х	х	х	х	BRIGHTNESS						

#### BRIGHTNESS: RGB brightness level adjustment

BRIGHTNESS	Function
D6~D0	Function
00h	-256
40h	0 (Default)
7Fh	+256

Note: each step is 4/LSB.

8-bit serial setting to control the RGB brightness level

DOUT[7:0] = DIN [7:0] + BRIGHTNESS[ -256 to 0 to +256]

Note: output value above "255" is clipped

VIII. R7 Register

No.	<b>A4</b>	<b>A3</b>	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
D.7	D7 0 4	1	4	DAA					ОР			VGL_	_SEL	VGH_SEL		
R7	U	1	1	1	R/W	Х	Х	Х	X	(000)		(1	0)	(1	1)	

### OP: DAC output driving capability selection

OP	Function
D6~D4	Function

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version:

Page: 22/40

0.7

0XX	Controlled by input pin OP0 and OP1(Default)
100	-25%
101	Normal
110	+25%
111	+50%

### VGL\_SEL:VGL voltage selection

VGL_SEL	Function
D3~D2	Function
00	-8V
01	-9V
10	-10V (Default)
11	-11V

### VGH\_SEL:VGH voltage selection

VGH_SEL	Function
D1~D0	Function
00	12
01	13
10	14
11	15(Default)

### IX. R8 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R8	1	>	>	•	R/W	<	<b>V</b>	,	4	VCOMH							
Ko	•	U	U	0	FK/VV	Х	X	Х	I	(0110000)							

### VCOMH: VCOMH level adjustment

VCOMH	Voltage	e(V)
D6~D0	MVA/TN Normal	TN LV
00h	3.162	1.362
:	:	:
30h	4.026 (Default)	2.226 (Default)
:	:	:
7Fh	5.448	3.648

Note: Step is 18mV/step.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version: 0.7

23/40

Page:

### X. R9 Register

No.	<b>A4</b>	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
DO	4	•	^	1	DAY		v	v	<b>,</b>				VCOML			
R9		U	U	'	R/W	X	X	Х	Х	(0110000)						

### VCOML: VCOML level adjustment

VCOML	Voltage(V)								
D6~D0	MVA/TN Normal	TN LV							
00h	-2.358	-2.628							
:	:	÷							
30h	-1.494 (Default)	-1.764 (Default)							
÷	:	:							
7Fh	-0.072	-0.342							

Note: Step is 18mV/step.

### XI. R10 Register

No.	Α4	A 3	A2	<b>A</b> 1	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R10	1	0	1	0	R/W	х	х	х	PWM_400K (0)	DC_F (1)		ChP_M 0)	0	1	1	0

### PWM\_400K: PWM frequency selection

PWM_400K	Function					
D7	Function					
0	Around 200KHz. (Default)					
1	Around 400KHz.					

### DC\_F: DCDC frequency selection

DC_F	Function			
D6	Fullction			
0	Operating frequency is base on 13.5MHz.			
1	Operating frequency is base on 27MHz. (Default)			



Version: 0.7

Page: 24/40

### CLK\_ChP\_M: Charge pumping frequency selection

CLK_ChP_M	Function				
D5~D4	Function				
00	F(Chp)= f(Hsync)/2				
01	F(Chp)= f(Hsync)				
10	F(Chp)= f(Hsync)*2. (Default)				
01	F(Chp)= f(Hsync)*4				

### XII. R11~14 Register

No.	Α4	А3	<b>A2</b>	<b>A1</b>	R/W	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0						
R11	1	•	1	1	R/W	v	GMA_M	GMA_V4		GMA_V4		GMA_V1			GMA_V0	)						
KII	•	0	•		•	13/44	_ ^	Х	X	*	(1)	(011)		(011)				(011)			(011)	
R12	1	1	0	0	R/W	v	*	GMA_V48		GMA_V		C	SMA_V3	6	C	SMA_V1	6					
KIZ	•	•	J	U	K/VV	Х	X	(011)		11) (011)			(011)									
R13	1	1	0	1 1	R/W	Блл	x	V v		v	x x x		(	SMA_V5	9	C	SMA_V5	5				
KIS	•		1	0		IX/VV		X	X	X X			(011)			(011)						
R14	1	1	1	0	R/W	v	×	v			(	MA_V6	3	(	SMA_V6	2						
K14	•		•	J	IT/ VV	Х	X	X	X X	X X	X X		(011)			(011)						

### GMA\_M: Gamma adjustment selection

GMA_M	Function					
D6	Function					
0	Manual adjust by registers R11~R14.					
1	Auto set to gamma 2.2 by LC type. (Default)					



Version:

Page: 25/40

0.7

### C. Optical Specification (Note1, Note 2 and Note 3)

Item		Symb	ol	Condition	Min.	Тур.	Max.	Unit	Remark
Response 1 Rise Fall	Tr Tf		θ=0°		10 15	20 25	ms ms	Note 4	
Contrast ra	CR		At optimized viewing angle	150	300		1115	Note 5,6	
Viewing Angle	Top Bottom Left	1) 2) 3)	$oldsymbol{\Phi}_T \ oldsymbol{\Phi}_B \ oldsymbol{\Phi}_L$	CR□10	35 40 45	50 55 60		deg.	Note 7
	Right	4)	$\Phi_{R}$		45	60		2	
Brightnes		Y <sub>L</sub>		θ=0° θ=0°	200 0.26	250 0.31	0.36	cd/m <sup>2</sup>	Note 8
	White	Υ		θ=0°	0.28	0.33	0.38		
	Red	Х		θ=0°	0.55	0.60	0.65		
Chromaticity		Y X		θ=0° θ=0°	0.30	0.35	0.40		
	Green	Y		θ=0°	0.52	0.57	0.62		
	Blue	Х		θ=0°	0.11	0.16	0.21		
	Dide	Υ		θ=0°	0.10	0.15	0.20		

Note 1. Ambient temperature =25°℃.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-5A, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.


The response time is defined as the time interval between the 10% and 90% of amplitudes.



Version: 0.7

Page: 26/40

Refer to figure as below.



### Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 6. White  $V_{i50} + 1.5V$ 

Black Vi=V<sub>i50</sub> ± 2.0V

"±" Means that the analog input signal swings in phase with COM signal.

" $\overline{+}$ " Means that the analog input signal swings out of phase with COM signal.

 $V_{\text{i50}\,:}$  The analog input voltage when transmission is 50%


The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle,  $\Phi$ , Refer to figure as below.




Version: 0.7

Page: 27/40



Note 8. Measured at the center area of the panel in gray level 255

### Note 9. Color Filter Arrangement





A035QN04 V0/00 Product Spec Version:

Page: 28/40


0.7

### D. Touch Screen Panel Specifications

### 1. Electrical Characteristics

Item		Min.	Max.	Unit	Remark
Rate DC Voltage		5	V		
Resistance	X (Film)	X (Film) 100 1050		Ω	At compostor
Resistance	Y (Glass)	100	600	7.2	At connector
Linearity	·	-1.5%	1.5%		Note 1, test by 250 gf
Chattering			15	ms	At connector pin
Insulation Resistance		20M		Ω	DC 25V

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.(Test location should keep at least 2mm from active area edge)




### 2. Mechanical Characteristics

Item	Min.	Max.	Unit	Remark
Hardness of Surface	3		Н	ЛS K-5400
Activation Force (Pen or Finger)		40	gf	Note 1

Note 1: Within "guaranteed active area", but not on the edge and dot-spacer.

Note 2: Activation force measurement is under test condition as figure below.






Version: 0.7

Page: 29/40


#### 3. Life test Condition

Item	Min.	Max.	Unit	Remark
Notes Life	10 <sup>5</sup>		words	Note 1, 2
Input Life	10 <sup>6</sup>		times	Note 1, 3

Note 1: Notes Life test condition (by pen): slide on central 2/3 of active area and use R 0.8mm polyacecal pen, input force : 250gf, frequency : 60mm/sec. Sliding from A to B complete 1 time. shown as figure 2.



Note 2: Input Life test condition (by finger): test position on active area center and use R8.0mm silicon rubber (hardness 60°), test force: 250gf, frequency: 2times/sec. shown as figure.



#### 4. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1. Do not design enclosure pressing the view area to prevent from miss input.
- 2. Enclosure support must not touch with view area.
- 3. Use elastic or non-conductive material to enclosure touch panel.
- 4. Do not bond film of touch panel with enclosure.
- 5. The touch panel edge is conductive. Do not touch it with any conductive part after mounting.
- 6. If user wants to cleaning touch panel by air gun, pressure 2kg/cm2 below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7. Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A035QN04 V0/00 Product Spec Version: 0.7


Page: 30/40


with vacuum.

- 8. Do not lift LCD module by FPC.
- 9. Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning.

  Do not use any organic solvent, acid or alkali liquor.
- 10. Do not pile touch panel. Do not put heavy goods on touch panel.
- 11. In order to get the optimal mapping between TFT-LCD and Touch Panel, each touch panel needs to be executed calibration (5 points at least) before operating touch functions..For detail calibration algorisms, please refer to touch panel driving IC user manuals.

#### Recommendation of the cushion area:








0.7 Version:

> Page: 31/40

### E. Reliability Test Items

No.	Test items	Conditions	Remark
1	High Temperature Storage	Ta= 80 □ 240Hrs	
2	Low Temperature Storage	Ta= -40□ 240Hrs	
3	High Ttemperature Operation	Tp= 70 □ 240Hrs	
4	Low Temperature Operation	Ta= -10□ 240Hrs	
5	High Temperature & High Humidity	Tp= 60 □. 90% RH 240Hrs	Operation
6	Heat Shock	-30□~80□, 50 cycle, 2Hrs/cycle	Non-operation
7	Electrostatic Discharge	Air-mode : +/- 8kV Contact-mode : +/- 4kV	Note 2,3
8	Vibration	Frequency range : 10~55Hz  Stoke : 1.5mm  Sweep : 10~55Hz~10Hz  2 hours for each direction of X,Y,Z  (6 hours for total)	Non-operation JIS C7021, A-10 condition A
10	Mechanical Shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
11	Vibration (With Carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz –6dB/Octave from 200~500Hz	IEC 68-34
12	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note 1. Ta: Ambient temperature. Note 2. ESD Testing Flow as the below,




Note 3. ESD testing method.

- Ambient: 24~26□, 56~65%RH
- 2. Instruments: Noiseken ESS-2000,
- Operation System: "CX40FL-B" and adapter "A035QN04 V0T0"
- 4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
- Test Method:
  - Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
  - b. Air Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
- 6. Test point:




Version: 0.7

Page: 32/40




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.



0.7 Version:

33/40 Page:

### F. Packing Form



MAX. CAPACITY:160 MODULES MAX. WEIGHT: 12Kg MEAS. 520mm\*340mm\*250mm




Version: 0.7

Page: 34/40

### G. Outline dimension

Any stress or attachment on the back of the LCD module is forbidden.

The protection film in the back side of LCM should be tear off before assembly.





A035QN04 V0/00 Product Spec Version:

Page: 35/40

0.7

### H. Application note

### 1.Recommended Register Settings

a. 8-bit Serial Interface HV Sync. Mode without Dummy

#### **Power On**

No.	Comi	mand	NOTE					
INO.	High byte	Low byte	NOTE					
1	00h	31h						
	NOTE1							
2	2 00h 39h							
	Whait 100 us							
3	10h	38h						
4	21h	32h						
5	30h	06h						
6	43h	CBh						
7	50h	08h						
8	60h	40h						
9	70h	0Bh						
10	80h	C1h	NOTE2					
11	90h	<b>4</b> 1h						
12	A0h	66h						
13	B1h	6Bh						
14	C1h	25h						
15	D0h	24h						
16	E0h	1Dh						
17	00h	3Dh						

#### **Power Off**

No	Com	NOTE	
No.	High byte	High byte Low byte	
1	00h	39h	NOTE3

NOTE 1. Please add these commands if you don't use the HW Reset.

NOTE 2.Please refer to the POWER ON sequence section for register setting timing as power-on.

NOTE 3. Please refer to the POWER OFF sequence section for register setting timing as power-off.



A035QN04 V0/00 Product Spec Version:

Page: 36/40

0.7

### b. 8-bit Serial Interface HV Sync. Mode with Dummy

#### **Power On**

No.	Command		NOTE
INU.	High byte	Low byte	NOTE
1	00h	31h	
Whait 50 us			NOTE1
2	00h	39h	NOTE
	Whait 100 us		
3	10h	39h	
4	21h	32h	
5	30h	06h	
6	43h	CBh	
7	50h	08h	
8	60h	40h	
9	70h	0Bh	
10	80h	C1h	NOTE2
11	90h	<b>4</b> 1h	
12	A0h	66h	
13	B1h	6Bh	
14	C1h	25h	
15	D0h	24h	
16	E0h	1Dh	
17	00h	3Dh	

### **Power Off**

No.	Command		NOTE
	High byte	Low byte	NOTE
1	00h	39h	NOTE3

NOTE 1. Please add these commands if you don't use the HW Reset.

NOTE 2.Please refer to the POWER ON sequence section for register setting timing as power-on.

NOTE 3.Please refer to the POWER OFF sequence section for register setting timing as power-off.



Version:

37/40 Page:

0.7

### c. YUV640 Mode

#### **Power On**

No.	Command		NOTE
INU.	High byte	Low byte	NOTE
1	00h	31h	
Whait 50 us			NOTE1
2	00h	39h	NOTE
	Whait 100 us		
3	10h	3Ch	
4	21h	F0h	
5	30h	06h	
6	43h	CBh	
7	50h	08h	
8	60h	40h	
9	70h	0Bh	
10	80h	C1h	NOTE2
11	90h	<b>4</b> 1h	
12	A0h	66h	
13	B1h	6Bh	
14	C1h	25h	
15	D0h	24h	
16	E0h	1Dh	
17	00h	3Dh	

### **Power Off**

No.	Command		NOTE
	High byte	Low byte	NOTE
1	00h	39h	NOTE3

NOTE 1. Please add these commands if you don't use the HW Reset.

NOTE 2.Please refer to the POWER ON sequence section for register setting timing as power-on. NOTE 3.Please refer to the POWER OFF sequence section for register setting timing as power-off.



Version:

38/40 Page:

0.7

### d. YUV720 Mode

#### **Power On**

No.	Command		NOTE
INU.	High byte	Low byte	NOTE
1	00h	31h	
Whait 50 us			NOTE1
2	00h	39h	NOTE
	Whait 100 us		
3	10h	3Dh	
4	21h	F0h	
5	30h	06h	
6	43h	CBh	
7	50h	08h	
8	60h	40h	
9	70h	0Bh	
10	80h	C1h	NOTE2
11	90h	<b>4</b> 1h	
12	A0h	66h	
13	B1h	6Bh	
14	C1h	25h	
15	D0h	24h	
16	E0h	1Dh	
17	00h	3Dh	

### **Power Off**

No.	Command		NOTE
	High byte	Low byte	NOTE
1	00h	39h	NOTE3

NOTE 1. Please add these commands if you don't use the HW Reset.


NOTE 2.Please refer to the POWER ON sequence section for register setting timing as power-on. NOTE 3.Please refer to the POWER OFF sequence section for register setting timing as power-off.

Version: 0.7

> 39/40 Page:


### 2. Power on/off sequenc

### e. Power on (Standby Disabling)



- 1: After Setting Recommended Register, the driver enters intro the normal operating mode.
- 2: RESET signal is necessary for power on, Please refer to the POWER ON sequence. You can use HW GRB PIN or SW Reset command to do this.
- 3: After the driver enters intro the normal operating mode, The minimum cycle time of LED ON is 10 frames.

### f. Power off (Standby Enabling)



tv: VSYNC Period

#### Note

- 1: After Setting Recommended Register, the driver enters intro standby mode.
- 2: Please Let LED OFF after the driver enters intro thestandby mode
- 3: When enters intro standby mode, The minimum cycle time of VDD OFF is 6 frames.



Version:

0.7

Page: 40/40

### 3. Suggested Circuit

The suggested circuit and recommended capacitor sepcification are both showed as follows. Please refer to the design for better display quality.

