

CUSTOMER APPROVAL SHEET

Company Name	
MODEL	A101EVN01.0
CUSTOMER	Title :
APPROVED	Name :

APPROVAL	FOR	SPECIFIC	ATIONS	ONLY	(Spec.	Ver.	0.0)

- ☐ APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver. 0.0)
- ☐ APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0.0)
- **CUSTOMER REMARK:**



 Doc. version :
 0.0

 Total pages :
 33

 Date :
 2011/07/12

Product Specification 10.1" COLOR TFT-LCD PANEL

Model Name: A101EVN01.0

Planned Lifetime: From 2011/Aug To 2012/Dec
Phase-out Control: From 2012/AugTo 2012/Dec
EOL Schedule: 2011/Aug

< □ >Preliminary Specification

< >Final Specification

Note: The content of this specification is subject to change.

© 2010 AU Optronics All Rights Reserved, Do Not Copy.



1.0

Page: 1/34

Record of Revision

Version	Revise Date	Page	Content
0.0	2011/07/12	All	First Draft



Version: 0.1

Page: 2/34

Contents

Α.	General Information	3
В.	Outline Dimension	4
	1. TFT-LCD Module	4
C.	Electrical Specifications	5
	1. FPC Pin Assignment	5
	2. Absolute Maximum Ratings	9
	3. Electrical DC Characteristics	10
	4. Electrical Characteristics	10
	5. Power On/Off Sequence	10
D.	Optical Specification	11
E.	Reliability Test Items	14
F.	Packing and Marking	16
	1. Packing Form	16
	2. Panel Label Information	17
	3. Carton Label Information	17
G.	Application Note	18
	1. Application Circuit	18
Н.	Precautions	18
Ар	pendix A: Recommended Application Circuits with specifications	19
	A.1 Application circuit (Bill of material is different to these schematics)	19
	A.2 Absolute Maximum Ratings	24
	A.3 Electrical characteristics	24
	A.4 Signal Characteristic	27
	A.5 Interface Timing	31
	A.6 Power ON/OFF Sequence:	32



Version: 0.1

Page: 3/34

A. General Information

This product is for Netbook application. This product is include cell, POL, driver IC, and FPC.

NO.	ltem	Unit	Specification	Remark
1	Screen Size	inch	10.1 (Diagonal)	
2	Display Resolution	dot	1280 (H) × 800 RGB (V)	
3	Overall Dimension	mm	225.21(H) x145.3(V) x 1.123(T)	Note 1
4	Active Area	mm	216.96(H)×135.6(V)	
5	Pixel Pitch	mm	0.1695(H)×0.1695(V)	
6	Color Configuration		R. G. B. Stripe	
7	Color Depth		262K Colors	Note 2
8	NTSC Ratio	%	45	
9	Display Mode		Normally Black	
10	Panel surface Treatment		3H	
11	Weight	g	TBD	
12	Panel Power Consumption	W	TBD	Note 3

Note 1: Not include blacklight cable and FPC. Refer next page to get further information.


Note 2: The full color display depends on 18-bit data signal (pin 4~27).

Note 3: Please refer to Electrical Characteristics chapter.



B. Outline Dimension

1. TFT-LCD Module



Page: 4/34



C. Electrical Specifications

1. FPC Pin Assignment

Pin no	Symbol	I/O	Description		
1	VCOM	Р	VCOM signal		
2	Repair 2	-	RESCUE signal		
3	DOI	I/O	Gate start pulse input/output		
4	VGL	Р	Gate driver negative power supply		
5	VGL	Р	Gate driver negative power supply		
6	VGH	Р	Gate driver positive power supply		
7	VGH	Р	Gate driver positive power supply		
8	Vbias	Р	Switch driver outputs		
9	VCC	Р	Gate driver digital power.		
10	GND	G	Ground		
11	adj	I	Adjustable shading output control pin.		
12	YV1C	Р	Gate Pulse Modulation		
13	OE	I/O	Input/Output pin for the output enable control.		
14	XON	I/O	Input/Output pin for the output global on control.		
15	CPV	-	Shift clock.Clock signal for internal shift register.		
16	CST	-	The internal bypass paths		
17	LDIO	I/O	Gate start pulse input/output		
18	STB2	0	Data latch control signal for source driver		
19	POL2	0	Polarity inversion signal for source driver		
20	YDIO2	I/O	Gate start pulse input/output		
21	CS0_L	I	control the Charge-Sharing.		
22	CS1_L	I	control the Charge-Sharing.		
23	RT_SEL0	I	PPmL embedded Rterm control function.		
24	RT_SEL	I			
25	SRC_L	I	Slew Rate Control selection pin		
26	PATH4R	-			
27	PATH3R	-	The internal connector bypass paths.		
28	SEL2	I	Output channel number select pin.		
29	DP_SEL1	I			
30	DP_SEL0	I	Selects mini-LVDS input mode.		
31	SHL1	I	SHL 1/2 selects start pulse(DIO) left or right shift.		
32	SHL2	Ι			
33	DGND	G	Ground pin for digital circuit.		
34	DVDD	Р	Power supply for digital circuit		




35	AGND	G	Ground pin for analog circuit.	
36	AGND	G	Ground pin for analog circuit.	
37	AVDD	Р	Power supply for analog circuit	
38	AVDD	Р	Power supply for analog circuit	
39	VTOP	Р	Power supply for analog circuit	
40	VTOP	Р	Fower supply for analog circuit	
41	VBOT	Р	Power supply for analog circuit	
42	VBOT	Р	i ower supply for arraining circuit	
43	O_HAMP	0	HAMP output pin.	
44	O_HAMP	0	HAMP output pin.	
45	N_HAMP	I	HAMP negative feedback input pin.	
46	I_HAMP	Ι	HAMP input pin.	
47	DGND	G	Ground pin for digital circuit.	
48	DGND	G	Ground pin for digital circuit.	
49	DVDD	Р	Power supply for digital circuit	
50	DVDD	Р	Power supply for digital circuit	
51	LV0P	Ι	LVDS input RGB data	
52	LV0N	I	LVDS input RGB data	
53	Shielding GND	G	Shielding Ground.	
54	LV1P	Ι	LVDS input RGB data	
55	LV1N	Ι	LVDS input RGB data	
56	Shielding GND	G	Shielding Ground.	
57	LV2P	Ι	LVDS input RGB data	
58	LV2N	Ι	LVDS input RGB data	
59	Shielding GND	G	Shielding Ground.	
60	LCLKP	Ι	LVDS input clock.	
61	LCLKN	Ι	LVDS input clock.	
62	Shielding GND	G	Shielding Ground.	
63	RV0P	Ι	LVDS input RGB data	
64	RV0N	I	LVDS input RGB data	
65	Shielding GND	G	Shielding Ground.	
66	RV1P	I	LVDS input RGB data	
67	RV1N	Ι	LVDS input RGB data	
68	Shielding GND	G	Shielding Ground.	
69	RV2P	I	LVDS input RGB data	



70	RV2N	I	LVDS input RGB data			
71	Shielding GND	O	Shielding Ground.			
72	RCLKP	-	LVDS input clock.			
73	RCLKN	I	LVDS input clock.			
74	DGND	G	Ground pin for digital circuit.			
75	DGND	G	Ground pin for digital circuit.			
76	AGND	G	Ground pin for analog circuit.			
77	AGND	G	Ground pin for analog circuit.			
78	VBOT	Р	Power supply for analog circuit			
79	VBOT	Р				
80	VTOP	Р	Power supply for analog circuit			
81	VTOP	Р				
82	AVDD	Р	Power supply for analog circuit			
83	AVDD	Р	Power supply for analog circuit			
84	DVDD	Р	Power supply for digital circuit			
85	PCU1	I	POL Control function			
86	D_CON	Р	Select control pin left or right shift.			
87	PW_SEL	Р	Static current control in haif AVDD function.			
88	PCU	I	POL control function.			
89	RP01	0	The structure of the line-repair amp is the			
90	PATH2R	-	The internal connector bypass paths.			
91	PATH1R	-				
92	PAVDD	Р	Positive Power supply for analog circuit.			
93	Dummy	-	Not connect			
94	Dummy	ı	Not connect			
95	Dummy	-	Not connect			
96	VGMA1-R	I	Gamma reference voltage.			
97	VGMA2-R	I	Gamma reference voltage.			
98	VGMA3-R	I	Gamma reference voltage.			
99	VGMA4-R	I	Gamma reference voltage.			
100	VGMA5-R	I	Gamma reference voltage.			
101	VGMA6-R	Ī	Gamma reference voltage.			
102	VGMA7-R	I	Gamma reference voltage.			
103	VGMA8-R	I	Gamma reference voltage.			
104	VGMA9-R	-	Gamma reference voltage.			
105	VGMA10-R	I	Gamma reference voltage.			
106	VGMA11-R	Ι	Gamma reference voltage.			
107	VGMA12-R	Ι	Gamma reference voltage.			
-	-	-				



108	VGMA13-R	I	Gamma reference voltage.
109	VGMA14-R	I	Gamma reference voltage.
110	CST	1	The internal bypass paths.
111	Repair 1	-	RESCUE signal
112	VCOM	Р	VCOM signal





AU OPTRONICS CORPORATION

2. Absolute Maximum Ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
	XVCC	GND=0	-0.3	2.5	V	Source driver digital power supply
	YVCCA	GND=0	-0.3	2.5	V	Gate driver digital power supply
Power voltage	AVDD, VTOP	AGND=0	-0.5	+8.5	V	Analog power supply
	VEE – VGG	GND=0	VEE-0.3	VGG+0.3	V	Gate driver supply voltage
	VGMA1~ VGMA7	AGND = 0	TBD	TBD	V	Gamma reference
Gamma voltage	VGMA8~ VGMA14	AGND = 0	TBD	TBD	V	voltage
Input signal voltage Data		GND=0	-0.5	XVCC+0.5	V	Digital signals

Note 1: Functional operation should be restricted under ambient temperature (25°C).

Note 2: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.



Product Specification AU OPTRONICS CORPORATION

3. Electrical DC Characteristics

a. Typical Operation Condition (AGND = GND = 0V)

ltem	Symbol	Min.	Тур.	Max.	Unit	Remark
	XVCC	2.3	3.3	3.6	V	Source driver digital power supply
	YVCCA	2.3	3.3	3.6	V	Gate driver digital power supply
Power voltage	AVDD, VTOP		8.5		٧	Analog power supply
	VGL		-6.2		V	Cata diivan ayan bayadta na
	VGH		23.6		>	Gate driver supply voltage
	VGMA1		TBD		>	
	VGMA2		TBD		>	
	VGMA3		TBD		>	
	VGMA4		TBD		>	
	VGMA5		TBD		>	
	VGMA6		TBD		>	
	VGMA7		TBD		٧	Gamma reference voltage
Gamma voltage	VGMA8		TBD		V	(Preliminary only)
	VGMA9		TBD		V	
	VGMA10		TBD		V	
	VGMA11		TBD		>	
	VGMA12		TBD		V	
	VGMA13		TBD		V	
	VGMA14		TBD		V	
High level input voltage	V _{IH}	0.7*XVCC	ı	XVCC	٧	Digital aignala
Low level input voltage	V _{IL}	0	-	0.3*XVCC	٧	Digital signals
VCOM	VCOM		2.8		V	

4. Electrical Characteristics

Please refer to Appendix A – Electrical characteristics.

5. Power On/Off Sequence

Please refer to Applendix A – Power on/off sequence



AU OPTRONICS CORPORATION


D. Optical Specification

All optical specification is measured under typical condition (Note 1, 2)

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time Rise + Fall		T _{RT}	θ=0°	1	25	35	ms	Note 3
Contrast ratio		CR	At optimized viewing angle	1000	1300			Note 4, 7
Top Bottom Viewing Angle Left Right			CR□10	80 80 80 80	85 85 85 85	 	deg.	Note 5,7
Transmitta	nce	Y _L	θ=0°	4.3	4.64		%	Note 6

Note 1: Ambient temperature =25℃. To be measured in the dark room.

Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-5A, after 15 minutes operation.






AU OPTRONICS CORPORATION

Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" status

Photo detector output when LCD is at "Black" status

Note 5. Definition of viewing angle, θ , Refer to figure as below.




Note 6. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 7. The data is from AUO model B101EW05 with same panel of A101EVN01.0



AU OPTRONICS CORPORATION

Note 8: Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$



Product Specification AU OPTRONICS CORPORATION

E. Reliability Test Items

No.	Test items	Conditions		Remark
1	High Temperature Storage	Ta= 60°C	240Hrs	
2	Low Temperature Storage	Ta= -20°C	240Hrs	
3	High Ttemperature Operation	Ta= 50°C	240Hrs	
4	Low Temperature Operation	Ta= 0°C	240Hrs	
5	High Temperature & High Humidity	Ta= 40℃. 90% RH	240Hrs	Operation
6	Heat Shock	-20°C~60°C, 50 cycle,	1Hrs/cycle	Non-operation
7	Electrostatic Discharge	Contact = ± 4 kV, Air = ± 8 kV, cla		Note 5
8	Image Sticking	Romm temperature(室溫 20mins	Nation in the state of the stat	Note 6
9	Vibration	Frequency range : 10~3 Stoke : 1.5n Sweep : 10~3 2 hours for each direction	nm 55~10Hz	Non-operation JISC 7021
10	Mechanical Shock	100G . 6ms, ±X,: 3 times for each di		Non-operation JIS C7021, A-7 condition C
11	Vibration (With Carton)	Random vibrat 0.015G ² /Hz from 5 –6dB/Octave from 20	~200Hz	IEC 68-34
12	Drop (With Carton)	Height: 60cn 1 corner, 3 edges, 6		

Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature


Note 3: All the cosmetic specification is judged before the reliability stress.

Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



AU OPTRONICS CORPORATION


Note 4: temperature and relative umidity range is shown in the figure below



Note5: All test techniques follow IEC6100-4-2 standard.

	nniques follow IECo 100-4-2 standard.	
Test Condition		Note
Pattern		
Procedure And Set-up	Contact Discharge: 330Ω, 150pF, 1sec, 8 point, 25times/point Air Discharge: 330Ω, 150pF, 1sec, 8 point, 25times/point	
Criteria	B – Some performance degradation allowed. No data lost. Self-recoverable hardware failure.	
Others	Gun to Panel Distance No SPI command, keep default register settings.	

Note 6: Operate with chess board pattern as figure and lasting time and temperature as the conditions. Then judge with 50% gray level, the mura is less than JND 2.5








AU OPTRONICS CORPORATION

F. Packing and Marking

1. Packing Form





AU OPTRONICS CORPORATION

2. Panel Label Information

In the carton box, the panel (collectively called as the "Product") will be with a label of Shipping Number which represents the identification of the Product at a specific location. The label is composed of a 22-digit serial number with the following definition:

ABCDEFGHIJKLMNOPQRSTUV

For internal system usage and production serial numbers.

►AUO Module or Panel factory code, represents the final production factory to complete the Product
¬Product version code, ranging from 0~9 or A~Z (for Version after 9)

-Week Code, the production week when the product is finished at its production process

Example:

501M06ZL06123456781Z05:

Product Manufacturing Week Code: WK50

Product Version: Version 1

Product Manufactuing Factory: M06

3. Carton Label Information

The packing carton will be attached with a carton label where packing Q'ty, AUO Model Name, AUO Part Number, Customer Part Number (Optional) and a series of Carton Number in 13 or 14 digits are printed. The Carton Number is apparing in the following format:

ABC-DEFG-HIJK-LMN

DEFG appear after first "-" represents the packing date of the carton Date from 01 to 31

- Month, ranging from 1~9, A~C. A for Oct, B for Nov and C for Dec.

► A.D. year, ranging from 1~9 and 0. The single digit code reprents the last number of the year

Refer to the drawing of packing format for the location and size of the carton label.



AU OPTRONICS CORPORATION

G. Application Note

1. Application Circuit

Please refer to Appendix A – Electrical characteristics.

H. Precautions


- 1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.
- 2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Be sure to turn off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with TFT display module.
- 15. Static electricity will damage the module, please do not touch the module without any grounded device.
- 16. Do not disassemble and reassemble the module by self.
- 17. Be careful do not touch the rear side directly.
- 18. No strong vibration or shock. It will cause module broken.
- 19. Storage the modules in suitable environment with regular packing.
- 20. Be careful of injury from a broken display module.
- 21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.



AU OPTRONICS CORPORATION


Appendix A: Recommended Application Circuits with specifications

A.1 Application circuit (Bill of material is different to these schematics)







Product Specification AU OPTRONICS CORPORATION





AU OPTRONICS CORPORATION








AU OPTRONICS CORPORATION

1. Power Architecture: (for reference)


ltem	Description	Voltage (V
V _{in}	Input Voltage	3.30
AVDD	Analog Voltage	8.5
DVDD	Digital Voltage	2.6
VGH	Gate On Voltage	+ 23.6
VGL	Gate Off Voltage	- 6.2
Vcom		3.1



2.PWM Function Block: (for reference)



AU OPTRONICS CORPORATION





AU OPTRONICS CORPORATION

A.2 Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

A.2.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

A.3 Electrical characteristics

A.3.1 TFT LCD Module

A.3.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25 and frame frequency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	VDD Logic/LCD Drive Voltage		3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.7	[Watt]	Note 1
IDD	IDD Current	-	-	212	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	


Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage.(Pmax=3.3 x Iblack)

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition







Vin rising time



AU OPTRONICS CORPORATION

A.3.1.2 Signal Electrical Characteristics:

Input signals shall be low or High-impedance state when VDD is off.


It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{TH}	Differential Input High Threshold (Vcm=+1.2V)		100	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-100		[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]

Note: LVDS Signal Waveform

Single-end Signal




Product Specification AU OPTRONICS CORPORATION

Following figure shows the relationship of the input signals and LCD pixel format.

		1									1	280	
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
		•			•		•		•			•	
		•			•		•					•	
		•			•		'		•			•	
							·						
							·						
							·						
							·						
							•						
							•						
		•			•		•		•			•	
							•						
		•			•		•		•			•	
			\Box										
800th Line	R	G	В	R	G	В		R	G	В	R	G	В

A.4.2 The input data format:

Note: Output signals from any system shall be low or High-impedance state when VDD is off.





Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of these 6 bits
R3	Red Data 3	pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of these 6 bits
G3	Green Data 3	pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of these 6 bits
B3	Blue Data 3	pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
В0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE
		signals. All pixel data shall be valid at the falling edge
	D. J. T	when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.
110	1 TOTIZOTICAL GYTIC	THE SIGNAL IS SYNTHIUMIZED TO TEXOLITIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



Product Specification AU OPTRONICS CORPORATION

A.4.3 Input Interface:

4.3-1:LVDS connector and pin define and description:

PIN#	Signal Name	Description
1	NC	No Connection (Reserve)
2	AVDD	Power Supply +3.3V
3	AVDD	Power Supply +3.3V
4	VEDID	EDID +3.3V Power
5	NC	No Connection (Reserve)
6	CLK_EDID	EDID Clock Input
7	DAT_EDID	EDID Data Input
8	Rin0-	-LVDSdifferential data input(R0-R5,G0)
9	Rin0+	+LVDSdifferential data input(R0-R5,G0)
10	GND	Ground
11	Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
12	Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
13	GND	Ground
14	Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
15	Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	ClkIN-	-LVDSdifferential clock input
18	ClkIN+	+LVDSdifferential clock input
19	GND	Ground-Shield
20	NC	No Connection (Reserve)
21	NC	No Connection (Reserve)
22	GND	Ground-Shield
23	NC	No Connection (Reserve)
24	NC	No Connection (Reserve)
25	GND	Ground-Shield
26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	GND	Ground-Shield
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No Connection (Reserve)
35	VPWM_EN	System PWM Logic Input Level
36	VLED_EN	LED enable input level



37	DCR_EN	DCR enable input level
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply


A.5.1 Timing Characteristics

Basically, interface timings should match the $1280 \times 800 / 60 Hz$ manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate				60		Hz
Clock frequency		1/ T _{Clock}	64	68.93	85	MHz
	Period	T _V	808	816	1023	
Vertical Section	Active	T _{VD}	800			\mathbf{T}_{Line}
Section	Blanking	T _{VB}	8	16	223	
Harizantal	Period	T _H	1310	1408	2047	
Horizontal Section	Active	T _{HD}	1280		T_{Clock}	
	Blanking	T _{HB}	40	168	767	

Note: DE mode only


6.5.2 Timing diagram



A.6 Power ON/OFF Sequence:

A.6.1 Panel Power Sequence

VDD power and PWM on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timir	ng Powe	r Sequence T	Power Sequence Timing	
	Parameter	Parameter	Parameter	
T1	T1	T1	T1	T1
T2	T2	T2	T2	T2
Т3	Т3	Т3	Т3	Т3
T4	T4	T4	T4	T4
T5	T5	T5	T5	T5
Т6	T6	T6	T6	T6
Т7	Т7	Т7	Т7	Т7
Т8	Т8	Т8	Т8	Т8
Т9	Т9	Т9	Т9	Т9
T10	T10	T10	T10	T10
T11	T11	T11	T11	T11