

- ( ) Preliminary Specifications(V ) Final Specifications

Module	11.6"(11.57") HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B116XTN02.3 (H/W:3B)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification i without notice.	s subject to change

Approved by	Date			
<u>Terry Chien</u>	<u>2016/02/26</u>			
Prepared by	Date			
<u>Huiwenhuang</u>	<u>2016/02/26</u>			
NBBU Marketing Division AU Optronics corporation				



# **Contents**

1.	. Handling Precautions	
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	13
	4.1 Absolute Ratings of TFT LCD Module	13
	4.2 Absolute Ratings of Environment	13
5.	. Electrical Characteristics	
	5.1 TFT LCD Module	14
	5.2 Backlight Unit	17
6.	. Signal Interface Characteristic	18
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	
7.	. Panel Reliability Test	
	7.1 Vibration Test	
	7.2 Shock Test	24
	7.3 Reliability Test	24
8.	. Mechanical Characteristics	25
	8.1 LCM Outline Dimension	25
9.	. Shipping and Package	27
	9.1 Shipping Label Format	
	9.2 Carton Package	
	9.3 Shipping Package of Palletizing Sequence	
1 (		20



# **Record of Revision**

Ve	rsion and Date	Page	Old description	New Description	Remark
0.1	2015/10/01	All	First Edition for Customer		
0.2	2015/12/15	P.6 NTST min NA NTSC Min 35		NTSC Min 35	
1.0	2016/01/07	All	Final spec.	Final spec.	
1.1	2016/01/29	P27	Shipping label Z30B	Shipping label 30B	
1.2	2016/02/26	P23	T15/16 Min: 10	T15/T16 Min change to 0	



AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



#### 2. General Description

B116XTN02.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B116XTN02.3 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	293.8			
Active Area	[mm]	256.13 X 144	.0		
Pixels H x V		1366x3(RGB)	x 768		
Pixel Pitch	[mm]	0.1875 x 0.1875			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally White			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	220 typ. (5 points average)			
Luminance Uniformity		1.6 max. (13 points)			
Contrast Ratio		400 typ (Tentative)			
Response Time	[ms]	8 typ			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	2.65			
Weight	[Grams]	210 max.			
	[mm]		Min.	Тур.	Max.
Physical Size		Length	267.5	268.0	268.5
Include bracket		Width ( with bracket)	172.48	172.98	173.48
		Thickness	Thickness 3		3.0
Electrical Interface		1 lane eDP			
Glass Thickness	[mm]	0.4			
Surface Treatment		AG			




Support Color		262K colors ( RGB 6-bit )
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


**2.2 Optical Characteristics** The optical characteristics are measured under stable conditions at 25  $^\circ$ C (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir			5 points average	190	220	-	cd/m <sup>2</sup>	1, 4, 5.
		$oldsymbol{ heta}_{ extsf{R}}$	Horizontal (Right)	40	45	-	_	
Viewing A	Viewing Angle		CR = 10 (Left)	40	45	-	degree	4.0
		<b>ф</b> н	Vertical (Upper)	10	15	-		4, 9
		<b>¢</b> ∟	CR = 10 (Lower)	30	35	-		
Luminan Uniformi		$\delta$ 5P	5 Points	-	-	1.25		1, 3, 4
	Luminance $\delta_{13P}$ 13 Points		-	-	1.6		2, 3, 4	
Contrast R	atio	CR		300	400	-		4, 6
Cross ta	lk	%				4		4, 7
			Rising	-		-		
Response <sup>-</sup>	Гіте	T <sub>f</sub>	Falling	-		-	msec	4, 8
		T <sub>RT</sub>	Rising + Falling	-	8	16		
	Red	Rx		0.537	0.567	0.597		
	Hea	Ry		0.304	0.334	0.364		
	Green	Gx		0.300	0.330	0.360		
Color / Chromaticity	Green	Gy		0.539	0.569	0.599		
Coodinates	Blue	Вх	CIE 1931	0.125	0.155	0.185	-	4
	Diue	Ву		0.106	0.136	0.166		
	\//bita	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		35	45	-		


Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance



#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.





Note 5: Definition of Average Luminance of Center of the screen

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




## AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





#### AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






## 3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin one channel Module









AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions	
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2	

4.2 Absolute Ratings of Environment


	<b>J</b>							
Item	Symbol	Min	Max	Unit	Conditions			
Operating Temperature	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

#### 5. Electrical Characteristics

#### **5.1 TFT LCD Module**

#### 5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	0.7	[Watt]	Note 1
IDD	IDD Current	-	-	212	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. (P<sub>max</sub>=V<sub>3.3</sub> x I<sub>black</sub>)

Note 2: Measure Condition





Vin rising time

#### **5.1.2 Signal Electrical Characteristics**


Input signals shall be low or High-impedance state when VDD is off.

VD+


Vc<sub>M</sub>


Signal electrical characteristics are as follows;

#### **Display Port main link signal:**










	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	120		1320	mV

Follow as VESA display port standard V1.2

### **Display Port AUX\_CH signal:**



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Follow as VESA display port standard V1.2

### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		3.6	V

Follow as VESA display port standard V1.2



### AU OPTRONICS CORPORATION

#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.95	[Watt]	(Ta=25℃), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =20 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

**Note 2:** The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10 K	Hz	
PWM Duty Ratio	Duty	1		100	%	

#### Note:

- 1. DO not guarantee the cable loss.
- 2. If the PWM duty ratio (min ) is set between 5% to 1%,the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5 % range check your Polarizer type.

## 6. Signal Interface Characteristic

### **6.1 Pixel Format Image**

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1366
1st Line	R G B	R G B		R G	B R G B
	1	1	1	•	1
	'		÷		
			•	•	
			÷		
	•	•	•	•	
				:	
	•	1	•		1
	'	,	1		
768th Line	R G B	R G B		R G	B R G B



## **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.


These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector			
Manufacturer	(I-PEX)			
Type / Part Number	I-PEX 20455-030E-12			
Mating Housing/Part Number	I-PEX 20453-030T-11			

#### 6.2.2 Pin Assignment

Pin	Signal Name	Signal Name	Pin	Signal Name	Signal Name
1	DCR_EN_IN	DCR_EN(NC)	16	LCD_GND	LCD logic and driver ground
2	H_GND	High Speed Ground	17	HPD	HPD signale pin
3	NC	No Connect	18	BL_GND	Backlight ground
4	NC	No Connect	19	BL_GND	Backlight ground
5	H_GND	High Speed Ground	20	BL_GND	Backlight ground
6	Lane0_N	Comp Signal Link Lane 0	21	BL_GND	Backlight ground
7	Lane0_P	True Signal Link Lane 0	22	BL_Enable	Backlight On / Off
8	H_GND	High Speed Ground	23	BL_PWM_DIM	System PWM signal Input
9	AUX_CH_P	True Signal Auxiliary Ch.	24	NC	Reserved for LCD manufacture's use
10	AUX_CH_N	Comp Signal Auxiliary Ch.	25	NC	Reserved for LCD manufacture's use
11	H_GND	High Speed Ground	26	BL_PWR	Backlight power
12	LCD_VCC	LCD logic and driver power	27	BL_PWR	Backlight power
13	LCD_VCC	LCD logic and driver power	28	BL_PWR	Backlight power
14	LCD_Self_Test	LCD Panel Self Test Enable	29	29 BL_PWR Backlight power	
15	LCD_GND	LCD logic and driver ground	30	CM_EN_IN	CM_EN(NC)

eDP is a differential signal technology for LCD interface and high speed data transfer device.



Note1: Input signals shall be low or High-impedance state when VDD is off.



#### **Timing Characteristics**


Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60	-	Hz
Clock frequency		1/ T <sub>Clock</sub>	66.4	69.3	80	MHz
	Period	T <sub>V</sub>	776	793	1000	
Vertical	Active	T <sub>VD</sub>	768		${f T}_{\sf Line}$	
Section	Blanking	<b>T</b> <sub>VB</sub>	8	30	232	
	Period	T <sub>H</sub>	1426	1592	2000	
Horizontal	Active	<b>T</b> <sub>HD</sub>		1366		$T_{Clock}$
Section	Blanking	<b>T</b> HB	60	226	634	

#### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.

#### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

#### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX CH transaction only



#### Display Port panel power sequence timing parameter:


Timing	Description	Reqd. by	Limits			Notes
parameter			Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

- Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
  - -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
  - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.



## AU OPTRONICS CORPORATION

#### Display Port panel B/L power sequence timing parameter:





#### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

#### 8. Mechanical Characteristics

#### **8.1 LCM Outline Dimension**





## 9. Shipping and Package

## 9.1 Shipping Label Format


Shipping label:



B116XTN02.3

Manufactured YY/WW Model No: B116XTN02.3 **AU Optronics** Made in China (30B)

H/W:3B F/W:0



Carton label:

**AU Optronics** 

QTY:





MODEL NO: B116XTN02.3

PART NO: 97.11B09.308

CUSTOMER NO:

CARTON NO:


Made in China

'ZXXXXXXXXXXXXXXXXXXXXXXXXXXX

### 9.2 Carton Package

The outside dimension of carton is 553(L)mm\* 275(W)mm\* 379(H)mm

## 9.3 Shipping Package of Palletizing Sequence



### 10. Appendix: EDID Description

ess X	FUNCTION	Value HEX	Value BIN	Value DEC	Note
	Header	00 FF	11111111	0 255	
		FF	11111111	255	
		FF FF	11111111	255 255	
		FF FF	11111111	255 255	
		00	00000000	0	
	EISA Manuf. Code LSB  Compressed ASCII	06 AF	10101111	6 175	
	Product Code	5C 23	01011100 00100011	92 35	
	hex, LSB first 32-bit ser#	00	00000000	0	
		00	00000000	0	
	Week of manufacture	00 01	00000000	0	
	Year of manufacture	18	00011000	24	
	EDID Structure Ver. EDID revision #	01 04	00000001	1 4	
	Video input def. (digital VP, non-TMDS, CRG8)  Max H image size (rounded to cm)	95 1A	10010101	149 26	
	Max V image size (rounded to cm)	0E	00001110	14	
	Display Gamma (=(gamma*100)-100) Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	78 02	01111000	120 2	
	Red/green low bits (Lower 2:2:2:2 bits) Blue/white low bits (Lower 2:2:2:2 bits)	6B F5	01101011	107 245	
	Red x (Upper 8 bits)	91	10010001	145	
	Red y/ highER 8 bits Green x	55 54	01010101	85 84	
	Green y Blue x	91 27	10010001	145 39	
	Blue y	22	00100010	34	
	White x White y	50 54	01010000	80 84	
	Established timing 1 Established timing 2	00	00000000	0	
	Established timing 3	00	00000000	0	
	Standard timing #1	01 01	00000001 00000001	1 1	
	Standard timing #2	01 01	00000001	1	
	Standard timing #3	01	00000001	1	
	Standard timing #4	01 01	00000001	1 1	
	Standard timing #5	01 01	00000001	<u>1</u> 1	
	Standard timing #6	01 01	00000001	1	
		01	00000001	1	
:	Standard timing #7	01 01	00000001	1	<u> </u>
	Standard timing #8	01 01	00000001	1	
	Pixel Clock/10000 LSB	CE	11001110	206	
	Pixel Clock/10000 USB Horz active Lower 8bits	1D 56	00011101	29 86	
	Horz blanking Lower 8bits HorzAct:HorzBlnk Upper 4:4 bits	E2 50	11100010 01010000	226 80	
	Vertical Active Lower 8bits	00	00000000	0	
•	Vertical Blanking Lower 8 bits  Vert Act: Vertical Blanking (upper 4:4 bit)	1E 30	00011110	30 48	
	HorzSync. Offset HorzSync.Width	26 16	00100110	38 22	
•	VertSync.Offset: VertSync.Width	36	00110110	54	
	Horz‖ Sync Offset/Width Upper 2bits Horizontal Image Size Lower 8bits	00	00000000	0	
	Vertical Image Size Lower 8bits Horizontal & Vertical Image Size (upper 4:4 bits)	90	10010000	144 16	
	Horizontal Border (zero for internal LCD)  Vertical Border (zero for internal LCD)	00	00000000	0	
	Signal (non-intr, norm, no stero, sep sync, neg pol)	00 18	00000000	0 24	
•	Detailed timing/monitor  descriptor #2	00	00000000	0	
:	·	00 0F	00000000	0 15	
		00	00000000	0	
		00	00000000	0	+
		00	00000000	0	
_		00	00000000	0	
-		00	00000000	0	
		00	00000000	0	
		00	00000000	0	
		00	00000000	0	<u> </u>
	Dotoiled Aircin of the Co.	20	00100000	32	
	Detailed timing/monitor  descriptor #3	00	00000000	0	
		00 FE	11111110	0 254	<u> </u>
	Manufacture	00	00000000	0 65	Α
1	Manufacture	55	01010101	85	U
	Manufacture	4F 0A	01001111 00001010	79 10	0
		20 20	00100000	32 32	
		20	00100000	32	
		20 20	00100000	32 32	
		20 20	00100000 00100000	32 32	
		20	00100000	32	
	Detailed timing/monitor	20 00	00100000	32 0	<u> </u>
	descriptor #4	00	00000000	0	
		FE	11111110	254	
1	Manufacture P/N	00 42	01000010	0 66	В
	Manufacture P/N Manufacture P/N	31 31	00110001 00110001	49 49	1 1
	Manufacture P/N	36	00110110	54	6
	Manufacture P/N Manufacture P/N	58 54	01011000	88 84	X T
	Manufacture P/N Manufacture P/N	4E 30	01001110 00110000	78 48	N 0
	Manufacture P/N	32	00110010	50	2
	Manufacture P/N Manufacture P/N	2E 33	00101110	46 51	3
		20 0A	00100000 00001010	32 10	
-	Extension Flag	00	00000000	0	
	Checksum	6F			