

- (V) Preliminary Specifications( ) Final Specifications

Module	13.3"(13.25") HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B133XTN02.1 (H/W:0A)
Note	LED Backlight with driving circuit design

Customer Dat	e	Approved by	Date
			2013/11/12
Checked & Dat Approved by	e	Prepared by	
			2013/11/12
Note: This Specification is subject to without notice.	change	NBBU Market AU Optronics	



#### **Contents**

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	
	4.1 Absolute Ratings of TFT LCD Module	
	4.2 Absolute Ratings of Environment	
5.	. Electrical Characteristics	13
	5.1 TFT LCD Module	
	5.2 Backlight Unit	
6.	. Signal Interface Characteristic	17
	6.1 Pixel Format Image	
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	21
<b>7</b> .	. Panel Reliability Test	24
	7.1 Vibration Test	24
	7.2 Shock Test	24
	7.3 Reliability Test	24
8.	. Mechanical Characteristics	25
	8.1 LCM Outline Dimension	
9.	. Shipping and Package	27
	9.1 Shipping Label Format	27
	9.2 Carton Package	28
	9.3 Shipping Package of Palletizing Sequence	28
10	O. Appendix (EDID Description)	29



#### **Record of Revision**

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2013/07/30	All	First Edition for Customer		
0.2	2013/08/28	6	Old RGB spec	New RGB spec	
0.3	2031/11/12	29	Old EDID (Check Sum=ED)	New EDID (Check Sum=DA)	40 to 48Hz



AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.

4 of 32



#### 2. General Description

B133XTN02.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) compatible.

B133XTN02.1 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit		Specif	ications	
Screen Diagonal	[mm]	336.6			
Active Area	[mm]	293.42 X 10	64.97		
Pixels H x V		1366x3(RGB) x 768			
Pixel Pitch	[mm]	0.2148X0.2148			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally White			
White Luminance (ILED=21mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	200 typ (5 points average) 170 min (5 points average)			
Luminance Uniformity		1.25 max (5 points)			
Contrast Ratio		400 typ			
Response Time	[ms]	8 typ / 16 m	nax		
Nominal Input Voltage VDD	[Volt]	+3.3 typ			
Power Consumption	[Watt]	2.85 max (I	nclude Log	ic and BLU	power)
Weight	[Grams]	295 max			
			Min	Тур	Max
Physical Size	[mm]	Length	313.6	314.1	314.6
Include bracket	[[[]]]	Width	188.2	188.7	189.2
		Thickness	ı	-	3.6
Electrical Interface		eDP 1.2 (2 Lane)			
Glass Thickness	[mm]	0.5			
Surface Treatment		AG, Hardne Reflection 4			



Support Color		262K colors ( RGB 6-bit )
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


#### 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature).:


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=21mA			5 points average	170	200	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle		$oldsymbol{ heta}$ R $oldsymbol{ heta}$ L	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-		
		<b>ф</b> н <b>ф</b> ∟	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-	degree	4, 9
Luminance Uniformity		δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ <sub>13P</sub>	13 Points	-	-	1.53		2, 3, 4
Contrast Ratio		CR		300	400	-		4, 6
Cross ta	lk	%				4		4, 7
Response 1	Γime	T <sub>RT</sub>	Rising + Falling	-	8	16	msec	4, 8
	Red	Rx		0.550	0.580	0.610		
	neu	Ry		0.305	0.335	0.365		
	Green	Gx		0.300	0.330	0.360		
Color / Chromaticity	arcen	Gy		0.535	0.565	0.595		
Coodinates	Blue	Вх	CIE 1931	0.125	0.155	0.185		4
	Diue	Ву		0.110	0.140	0.170		
	White	Wx		0.283	0.313	0.343		
	wille	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


6		Maximum Brightness of five points
δ w5	= -	Minimum Brightness of five points
2	_	Maximum Brightness of thirteen points
$\delta_{W13} =$	=	Minimum Brightness of thirteen points



#### AU OPTRONICS CORPORATION

#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room. Measurement should be executed in the center of screen unless otherwise noted.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state



#### AU OPTRONICS CORPORATION


Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

#### Where


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time is interval between the 10% and 90% of amplitudes. Refer to figure as below.






#### AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





#### 3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 30 Pin one CH/connector Module.





#### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

#### 4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

#### 5. Electrical Characteristics

#### 5.1 TFT LCD Module

#### 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.75	[Watt]	Note 1
IDD	IDD Current	-	-	227	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage (P<sub>max</sub>= V<sub>3.3</sub> x I<sub>black</sub>)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition






Vin rising time

#### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.


Signal electrical characteristics are as follows;

#### Display Port main link signal:





 $Vdiff_{P-P} = [(VD+) - (VD-)] \times 2$ 



Vdiff₅

120

		<b>↓</b>	L			
	Display port main link					
			Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage			0		V

Follow as VESA display port standard


VDiff<sub>P-P</sub>

Peak-to-peak Voltage at a receiving Device

1320 mV



#### **Display Port AUX\_CH signal:**



	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		V		
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V		

Follow as VESA display port standard

#### **Display Port VHPD signal:**

	Display port VHPD						
		Min	Тур	Max	unit		
VHPD	HPD Voltage	2.25		3.6	٧		

Follow as VESA display port standard

B133XTN02.1 Document Version : 0.3 15 of 32



#### 5.2 Backlight Unit

#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.1	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2 I <sub>F</sub> =21 mA

**Note 1:** Calculator value for reference  $P_{LED} = VF$  (Normal Distribution) \* IF (Normal Distribution) / Efficiency. PLED include driving circuit loss.

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	\/D\A/A4	2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	(Ta=25℃)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1:Recommend system pull up/down resistor no bigger than 10Kohm



#### 6. Signal Interface Characteristic

#### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					136	6
1st Line	R G B	R G B		R	G B	R G	В
	1	1	1		1	1	
	'					:	
	•	•	•		•		
		;	;				
			:				
	1		:				
	1	١ .	0		•		
768th Line	R G B	R G B		R	G B	R G	В

B133XTN02.1 Document Version : 0.3 17 of 32



#### **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	I-PEX or compatible
Type / Part Number	I-PEX 20455-30E-12
Mating Housing/Part Number	IPEX-20455-030T-01

#### 6.2.2 Pin Assignment


**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	DBC_EN	DBC enable from +2.5V to +3.3V,DBC disable on Grounding
2	H_GND	High Speed Ground
3	NC	Complement Signal Link Lane 1,NC in 1-lane application
4	NC	True Signal Link Lane 1,NC in 1-lane application
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off

B133XTN02.1 Document Version : 0.3




23	BL PWM DIM	System PWM signal Input
24	NC	Reversed
25	NC	Reversed
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	No Connect



Note1: Start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of eDP inputs are as following.





#### **6.3 Interface Timing**

#### **Timing Characteristics**

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	ı	60	-	Hz	
Clock frequency		1/ T <sub>Clock</sub>	66.9	72	80	MHz	
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Period	T <sub>V</sub>	788	824	768+A		
Vertical Section	Active	$T_{VD}$	768			$T_{Line}$	
Coolion	Blanking	$T_{VB}$	20	56	Α		
	Period	T <sub>H</sub>	1416	1456	1366+B		
Horizontal Section	Active	T <sub>HD</sub>	1366			$T_{Clock}$	
CCOMOT	Blanking	T <sub>HB</sub>	50	90	В		

Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1366+B)\*(768+A)\*60 < 80MHz

B133XTN02.1 Document Version : 0.3 20 of 32




AU OPTRONICS CORPORATION

#### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.

#### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

#### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX CH transaction only

B133XTN02.1 Document Version : 0.3 21 of 32



#### Display Port panel power sequence timing parameter:


Timing	Description	Dond hu	Limits			Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

- Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
  - -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
  - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.


B133XTN02.1 Document Version : 0.3 22 of 32



#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	
T16	10	=
T17	10	=
T18	0.5	10
T19	1*	-
T20	1*	D

Seamless change: T19/T20 = 5xT<sub>PW/M</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency



#### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

X,Y,Z .one time for each side Pulse:

#### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV	Note 1
205	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

24 of 32 B133XTN02.1 Document Version: 0.3

B133XTN02.1 Document Version: 0.3




# Product Specification AU OPTRONICS CORPORATION

# 8. Mechanical Characteristics


# 8.1 LCM Outline Dimension

8.1.1 Standard Front View



# 8.1.2 Standard Rear View & Key components remark and remind

Prevention damage the IC, connector, Capacitor...., we recommend your design (Ex: cable, rib, hardness parts) far away those section those have remarked at this drawing.



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



AU OPTRONICS CORPORATION

#### 9. Shipping and Package

#### 9.1 Shipping Label Format



XXXXXXXXXXXXX-XZ30XX

Manufactured YY/WW Model No: B133XTN02.1 **AU Optronics** MADE IN CHINA (Z30)









CN-0G1H9N-72090 XXX-XXXX-X00 Made in China DP/N0G1H9N

H/W: 0A F/W: 1





XXXXXXXXXXXXX-XS01XX

Manufactured YY/WW Model No: B133XTN02.1 **AU Optronics** MADE IN CHINA (S01)









CN-0G1H9N-72090 XXX-XXXX-X00 Made in China DP/N0G1H9N


H/W: 0A F/W: 1




Build Name(s):	PPID Revision Code(s):
Sub System Test (SST) Working Sample (WS) ENG 2	X00, X01, X02,, X0n
Product Test (PT) Engineering Sample (ES) ENG 3	X10, X11, X12,, X1n
System Test (ST) Customer Sample (CS) ENG 4	X20, X21, X22, X2n
X-Build (XB) Mass Production (MP) ENG 5	A00, A01, A02, A0n



#### 9.2 Carton Package



#### 9.3 Shipping Package of Palletizing Sequence





#### 10. Appendix (EDID Description)

Byte	Field Name and Comments	Value	Value	Value
(hex)	Fleid Name and Comments	(hex)	(binary)	(DEC)
0	Header	00	00000000	0
1	Header	FF	11111111	255
2	Header	FF	11111111	255
3	Header	FF	11111111	255
4	Header	FF	11111111	255
5	Header	FF	11111111	255
6	Header	FF	11111111	255
7	Header	00	00000000	0
8	EISA manufacture code = 3 Character ID	06	00000110	6
9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
0A	Panel Supplier Reserved – Product Code	2C	00101100	44
0B	Panel Supplier Reserved – Product Code	21	00100001	33
0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
0F	LCD module Serial No - Preferred but Optional ("0" if not used)	00	0000000	0
10	Week of manufacture	18	00011000	24
11	Year of manufacture	17	00010111	23
12	EDID structure version # = 1	01	0000001	1
13	EDID revision # = 4	04	00000100	4
14	Video I/P definition	90	10010000	144
15	Max H image size = ?? cm(Rounded to cm)	1D	00011101	29
16	Max V image size = ?? cm(Rounded to cm)	10	00010000	16
17	Display gamma = (gamma ×100)-100 = Example: ( 2.2×100 ) - 100 = 120	78	01111000	120
18	Feature support	02	0000010	2
19	Red/Green Low bit (RxRy/GxGy)	BB	10111011	187
1A	Blue/White Low bit (BxBy/WxWy)	F5	11110101	245
1B	Red X Rx = 0.???	94	10010100	148
1C	Red Y Ry = 0.???	55	01010101	85
1D	Green X Rx = 0.???	54	01010100	84
1E	Green Y Ry = 0.???	90	10010000	144
1F	Blue X Rx = 0.???	27	00100111	39
20	Blue Y Ry = 0.???	23	00100011	35
21	White X Rx = 0.???	50	01010000	80
22	White Y Ry = 0.???	54	01010100	84



23 Established timings 1 (00h if not used) 00 00000000 0 24 Established timings 2 (00h if not used) 00 00000000 0 25 Manufacturer's timings (00h if not used) 00 00000000 0 26 Standard timing ID1 (01h if not used) 01 00000001 1 27 Standard timing ID2 (01h if not used) 01 00000001 1 28 Standard timing ID2 (01h if not used) 01 00000001 1 29 Standard timing ID3 (01h if not used) 01 00000001 1 20 Standard timing ID3 (01h if not used) 01 00000001 1 21 Standard timing ID3 (01h if not used) 01 00000001 1 22 Standard timing ID3 (01h if not used) 01 00000001 1 23 Standard timing ID4 (01h if not used) 01 00000001 1 24 Standard timing ID5 (01h if not used) 01 00000001 1 25 Standard timing ID5 (01h if not used) 01 00000001 1 26 Standard timing ID5 (01h if not used) 01 00000001 1 27 Standard timing ID5 (01h if not used) 01 00000001 1 28 Standard timing ID5 (01h if not used) 01 00000001 1 30 Standard timing ID6 (01h if not used) 01 00000001 1 31 Standard timing ID6 (01h if not used) 01 00000001 1 32 Standard timing ID6 (01h if not used) 01 00000001 1 33 Standard timing ID6 (01h if not used) 01 00000001 1 34 Standard timing ID7 (01h if not used) 01 00000001 1 35 Standard timing ID8 (01h if not used) 01 00000001 1 36 Standard timing ID8 (01h if not used) 01 00000001 1 37 (MSB) 88 10001000 1 38 Standard take =???? pixels 39 (lower 8 bits) 56 01010110 29 Horizontal Active =???? pixels (lower 8 bits) 50 01010000 80 136 Horizontal Active =???? lines 00 00000000 0 00000000 0 00000000 0 0000
25   Manufacturer's timings   (00h if not used)   00   00000000   0
26         Standard timing ID1 (01h if not used)         01         00000001         1           27         Standard timing ID1 (01h if not used)         01         00000001         1           28         Standard timing ID2 (01h if not used)         01         00000001         1           29         Standard timing ID2 (01h if not used)         01         00000001         1           2A         Standard timing ID3 (01h if not used)         01         00000001         1           2B         Standard timing ID3 (01h if not used)         01         00000001         1           2B         Standard timing ID4 (01h if not used)         01         00000001         1           2C         Standard timing ID4 (01h if not used)         01         00000001         1           2D         Standard timing ID5 (01h if not used)         01         00000001         1           2E         Standard timing ID5 (01h if not used)         01         00000001         1           30         Standard timing ID6 (01h if not used)         01         00000001         1           31         Standard timing ID7 (01h if not used)         01         00000001         1           32         Standard timing ID8 (01h if not used)         01         00000001
27
28
29         Standard timing ID2 (01h if not used)         01         00000001         1           2A         Standard timing ID3 (01h if not used)         01         00000001         1           2B         Standard timing ID3 (01h if not used)         01         00000001         1           2C         Standard timing ID4 (01h if not used)         01         00000001         1           2D         Standard timing ID5 (01h if not used)         01         00000001         1           2E         Standard timing ID5 (01h if not used)         01         00000001         1           30         Standard timing ID6 (01h if not used)         01         00000001         1           31         Standard timing ID6 (01h if not used)         01         00000001         1           32         Standard timing ID7 (01h if not used)         01         00000001         1           33         Standard timing ID7 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           4         Pixel Clock/10,000         0         00000001         1
2A         Standard timing ID3 (01h if not used)         01         00000001         1           2B         Standard timing ID3 (01h if not used)         01         00000001         1           2C         Standard timing ID4 (01h if not used)         01         00000001         1           2D         Standard timing ID4 (01h if not used)         01         00000001         1           2E         Standard timing ID5 (01h if not used)         01         00000001         1           30         Standard timing ID6 (01h if not used)         01         00000001         1           31         Standard timing ID6 (01h if not used)         01         00000001         1           32         Standard timing ID7 (01h if not used)         01         00000001         1           33         Standard timing ID7 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           36         LSB)         88         10001000         136           4         Pixel Clock/10,000         88         10001000         136           B
28
2C         Standard timing ID4 (01h if not used)         01         00000001         1           2D         Standard timing ID4 (01h if not used)         01         00000001         1           2E         Standard timing ID5 (01h if not used)         01         00000001         1           2F         Standard timing ID6 (01h if not used)         01         00000001         1           30         Standard timing ID6 (01h if not used)         01         00000001         1           31         Standard timing ID7 (01h if not used)         01         00000001         1           32         Standard timing ID7 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           36         (LSB)         88         10001000         136           Pixel Clock/10,000         88         10001000         136           37         (MSB)         1D         00011101         29           4         Horizontal Active = ???? pixels         6         01010110         86           39         (lower 8 bits)         E2
2D   Standard timing ID4 (01h if not used)   01   00000001   1   2E   Standard timing ID5 (01h if not used)   01   00000001   1   30   Standard timing ID6 (01h if not used)   01   00000001   1   30   Standard timing ID6 (01h if not used)   01   00000001   1   31   Standard timing ID6 (01h if not used)   01   00000001   1   32   Standard timing ID7 (01h if not used)   01   00000001   1   33   Standard timing ID7 (01h if not used)   01   00000001   1   33   Standard timing ID8 (01h if not used)   01   00000001   1   34   Standard timing ID8 (01h if not used)   01   00000001   1   35   Standard timing ID8 (01h if not used)   01   00000001   1   36   Pixel Clock/10,000   (LSB)   88   10001000   136   Pixel Clock/10,000   (LSB)   88   10001000   136   37   (MSB)   1D   00011101   29   4   Horizontal Active = ???? pixels (lower 8 bits)   56   01010110   86   4   Horizontal Blanking (Thbp)   320 pixels   (lower 8 bits)   50   01010000   80   38   Vertical Active/Horizontal blanking (Thbp)   50   01010000   80   38   Vertical Blanking (Tybp) = ?? lines   00   00000000   0   Vertical Blanking (Tybp) = ?? lines (DE Blanking Typ. for DE only panels)   16   00010100   22   Vertical Active : Vertical Blanking (Tybp)   30   00110000   48   30   00110000   48   30   00110000   48   30   00110000   30   30   00110000   30   3
2E         Standard timing ID5 (01h if not used)         01         00000001         1           2F         Standard timing ID5 (01h if not used)         01         00000001         1           30         Standard timing ID6 (01h if not used)         01         00000001         1           31         Standard timing ID7 (01h if not used)         01         00000001         1           32         Standard timing ID7 (01h if not used)         01         00000001         1           33         Standard timing ID8 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           4         Standard timing ID8 (01h if not used)         01         00000001         1           36         ISAN (10,000         00000001         1         00000001         1           37         IMS         88         10001000         136           38         IOINTORIAL Active = ???? pixels         00101110         86           39         IOINTORIAL Active/Horizontal blanking (Thbp)         50         0101000         80           3B
2F         Standard timing ID5         (01h if not used)         01         00000001         1           30         Standard timing ID6         (01h if not used)         01         00000001         1           31         Standard timing ID7         (01h if not used)         01         00000001         1           32         Standard timing ID7         (01h if not used)         01         00000001         1           33         Standard timing ID8         (01h if not used)         01         00000001         1           34         Standard timing ID8         (01h if not used)         01         00000001         1           35         Standard timing ID8         (01h if not used)         01         00000001         1           4         Standard timing ID8         (01h if not used)         01         00000001         1           35         Standard timing ID8         (01h if not used)         01         00000001         1           4         Standard timing ID8         (01h if not used)         01         000000001         1           36         L(LSB)         88         10001000         136           8         Pixel Clock/10,000         88         100011001         29
30   Standard timing ID6 (01h if not used)   01   00000001   1
31   Standard timing ID6 (01h if not used)   01   00000001   1
32         Standard timing ID7 (01h if not used)         01         00000001         1           33         Standard timing ID7 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           36         (LSB)         88         10001000         136           Pixel Clock/10,000         88         10001000         136           37         (MSB)         1D         00011101         29           Horizontal Active = ???? pixels         1D         00011101         86           Horizontal Blanking (Thbp) = 320 pixels         56         01010110         86           Horizontal Active/Horizontal blanking (Thbp)         50         01010000         80           3A         (upper4:4 bits)         50         01010000         80           3B         Vertical Active = ??? lines         00         00000000         0           3C         typ. for DE only panels)         16         0001010         22           Vertical Active : Vertical Blanking (Tvbp)         30         00110000         48
33         Standard timing ID7 (01h if not used)         01         00000001         1           34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           Pixel Clock/10,000         88         10001000         136           Pixel Clock/10,000         1D         00011101         29           Horizontal Active = ???? pixels         1D         00011101         29           Horizontal Blanking (Thbp) = 320 pixels         56         01010110         86           Horizontal Active/Horizontal blanking (Thbp)         E2         11100010         226           Horizontal Active/Horizontal blanking (Thbp)         50         01010000         80           3B         Vertical Active = ??? lines         00         00000000         0           Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)         16         00010110         22           Vertical Active : Vertical Blanking (Tvbp)         30         00110000         48
34         Standard timing ID8 (01h if not used)         01         00000001         1           35         Standard timing ID8 (01h if not used)         01         00000001         1           Pixel Clock/10,000 (LSB)         88         10001000         136           Pixel Clock/10,000 (MSB)         1D         00011101         29           Horizontal Active = ???? pixels (lower 8 bits)         56         01010110         86           Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)         E2         11100010         226           Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)         50         01010000         80           3B         Vertical Active = ??? lines (DE Blanking typ. for DE only panels)         16         00010110         22           Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)         30         00110000         48
35   Standard timing ID8 (01h if not used)   01   00000001   1
Pixel Clock/10,000
Pixel Clock/10,000
Pixel Clock/10,000
37    (MSB)
38       (lower 8 bits)       56       01010110       86         Horizontal Blanking (Thbp) = 320 pixels         39       (lower 8 bits)       E2       11100010       226         Horizontal Active/Horizontal blanking (Thbp)         3A       (upper4:4 bits)       50       01010000       80         3B       Vertical Active = ??? lines       00       00000000       0         Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)       16       00010110       22         Vertical Active : Vertical Blanking (Tvbp)         3D       (upper4:4 bits)       30       00110000       48
Horizontal Blanking (Thbp) = 320 pixels   E2
39 (lower 8 bits)       E2       11100010       226         Horizontal Active/Horizontal blanking (Thbp)         3A (upper4:4 bits)       50       01010000       80         3B Vertical Active = ??? lines       00       00000000       0         Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)       16       00010110       22         Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)       30       00110000       48
3A     (upper4:4 bits)     50     01010000     80       3B     Vertical Active = ??? lines     00     00000000     0       Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)     16     00010110     22       Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)     30     00110000     48
Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)  16 00010110 22  Vertical Active: Vertical Blanking (Tvbp)  3D (upper4:4 bits)  30 00110000 48
Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)  16 00010110 22  Vertical Active: Vertical Blanking (Tvbp)  3D (upper4:4 bits)  30 00110000 48
Vertical Active : Vertical Blanking (Tvbp)  (upper4:4 bits)  30  00110000  48
3D (upper4:4 bits) 30 00110000 48
3E Horizontal Sync, Offset (Thfp) = ?? pixels 26 00100110 38
3F Horizontal Sync, Pulse Width = ??? pixels 16 00010110 22
Vertical Sync, Offset (Tvfp) = ? lines Sync  40 Width = ? lines 36 00110110 54
41 Horizontal Vertical Sync Offset/Width upper 2 bits 00 00000000 0
42 Horizontal Image Size =??? mm 25 00100101 37
43 Vertical image Size = ??? mm A4 10100100 164
44 Horizontal Image Size / Vertical image size 10 00010000 16
45 Horizontal Border = 0 (Zero for Notebook LCD) 00 00000000 0
TO TIGHZOHIGH DOLGET = 0 (ZETO TOT NOLEDOUN LOD) 00 00000000 0

30 of 32



	AU OPTRONICS CORPOR	0.111011		
	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital			
	composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is			
	dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3			
	Bit[0] : See VESA EDID Spec 1.3			
47	==> fix=1A	1A	00011010	26
48	Pixel Clock/10,000 (LSB) Pixel Clock/10,000	9F	10011111	159
49	(MSB)	17	00010111	23
4A	Horizontal Active = xxxx pixels (lower 8 bits)	56	01010110	86
40	Horizontal Blanking (Thbp) = xxxx pixels	Ε0	11100010	000
4B	(lower 8 bits) Horizontal Active/Horizontal blanking (Thbp)	E2	11100010	226
4C	(upper4:4 bits)	50	01010000	80
4D	Vertical Active = xxxx lines	00	00000000	0
45	Vertical Blanking (Tvbp) = xxxx lines (DE	10	00010110	00
4E	Blanking typ. for DE only panels)  Vertical Active: Vertical Blanking (Tvbp)	16	00010110	22
4F	(upper4:4 bits)	30	00110000	48
50	Horizontal Sync, Offset (Thfp) = xxxx pixels	26	00100110	38
51	Horizontal Sync, Pulse Width = xxxx pixels	16	00010110	22
52	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	36	00110110	54
53		00	00000000	0
53	Horizontal Vertical Sync Offset/Width upper 2 bits Horizontal Image Size =xxx mm	25		37
55	Vertical image Size = xxx mm	25 A4	00100101 10100100	164
56	Horizontal Image Size / Vertical image size	10	00010000	16
57	Horizontal Border = 0 (Zero for Notebook LCD)	00	0000000	0
- 37	Vertical Border = 0 (Zero for Notebook EGD)	00	0000000	U
58	LCD)	00	00000000	0
F0	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3 Bit[0] : See VESA EDID Spec 1.3	4.0	00011010	00
59	==> fix=1A	1A	00011010	26
5A	Flag	00	00000000	0
5B 5C	Flag	00	00000000	0
5D	Flag Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	00 FE	00000000	254
5E	Flag	00	0000000	0
5F	Dell P/N 1 <sup>st</sup> Character	47	01000111	71
60	Dell P/N 2 <sup>nd</sup> Character	31		49
			00110001	
61	Dell P/N 3 <sup>rd</sup> Character	48	01001000	72



62	Dell P/N 4 <sup>th</sup> Character	39	00111001	57
63	Dell P/N 5 <sup>th</sup> Character	4E	01001110	78
	EDID Revision Bit[6:0] See charts below			
64	Bit[7] 0: X-rev, 1: A-rev	14	00010100	20
65	Manufacturer P/N	42	01000010	66
66	Manufacturer P/N	31	00110001	49
67	Manufacturer P/N	33	00110011	51
68	Manufacturer P/N	33	00110011	51
69	Manufacturer P/N	58	01011000	88
6A	Manufacturer P/N	54	01010100	84
6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	4E	01001110	78
6C	Flag	00	00000000	0
6D	Flag	00	00000000	0
6E	Flag	00	00000000	0
6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
70	Flag	00	00000000	0
71	Color Management	00	00000000	0
72	Panel Structure	41	01000001	65
73	Frame Rate	22	00100010	34
74	Light Controller Interface and Luminance	96	10010110	150
75	Outdoor Features	00	00000000	0
76	Multi-Media Features	11	00010001	17
77	Multi-Media Features	00	00000000	0
78	Special Features #1	00	00000000	0
79	Special Features #2	02	0000010	2
7A	Special Features #3	01	0000001	1
7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)  Extension flag (# of optional 128 EDID extension	20	00100000	32
7E	blocks to follow, Typ = 0)  Checksum (The 1-byte sum of all 128 bytes in	00	00000000	0
7F	this EDID block shall = 0)	DA	11011010	218