

# **CUSTOMER APPROVAL SHEET**

	Company Name						
	MODEL						
	CUSTOMER	Title :					
	<b>APPROVED</b>	Name :					
	APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver) APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver) APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver) CUSTOMER REMARK:						
AUO PM :							
P/N :							
Comment	t:						

 Doc. version :
 0.2

 Total pages :
 53

 Date :
 2009/10/07



Page : 2/52

Model Name: A024CN03 V2

From 2009/Aug. To 2011/Jun. Planned Lifetime: From 2011/Mar. To 2011/Jun. Phase-out Control: **EOL Schedule:** 2011/Jun.

> Preliminary Specification

> Final Specification

Note: The content of this specification is subject to

change.

© 2009 AU Optronics All Rights Reserved, Do Not Copy.

### **Record of Revision**

Version	Revise Date	Page	Content
0.0	2009/08/07		Draft
0.1	2009/10/07	9	Modify VCDC value.
0.2	2009/10/30	46 ~ 53	Modify power on/off setting.
0.3	2009/11/30	9	Modify V <sub>CDC</sub> voltage value.



Page : 3/52

# **Contents:**

<u>A.</u>	Physical specifications	<u>5</u>
<u>B.</u>	Electrical specifications	6
	1. Pin assignment	6
	2. Absolute maximum ratings	7
	3. Electrical characteristics	8
	a. Typical operating conditions (GND=0V)	٤
	b. Current characteristics (GND=0V)	٤
	c. LED driving conditions	٤
	4. AC Timing	9
	a. Digital Signal AC Characteristic	g
	b. UPS051 Timing conditions	10
	c. UPS052 Timing conditions	13
	d. CCIR656 Timing conditions	16
	e. YUV Timing	18
	5. Charge Pump Structure	
	6. Reference Circuit	
	7. Serial Interface & Register Table	26
	a. Serial Interface format	
	b. The configuration of serial data at SDA terminal is at below	
	c. Register parameters	
_	d. Detail Register Description	
<u>C.</u>	Optical specification (Note 1,Note 2, Note 3)	35
<u>D.</u>	Reliability test items:	38
<u>E.</u>	Packing form	40
E.	Outline dimension	41
<u>G.</u> /	Application Notes	42
	1. Stand-by timing	42
	2. Power on sequence	
	3. Power off sequence	
	4. Recommended power on/off serial command settings	45
	4.1. Recommend UPS051 (9.7 MHz) power on/off setting	45
	4.2. Recommend UPS052 320RGB mode (24.54 MHz) power on/off setting	46
	4.3. Recommend UPS052 360RGB mode (27MHz) power on/off setting	47
	4.4. Recommend YUV mode A 640Y 320CrCb (24.54 MHz) power on/off setting	
	4.5. Recommend YUV mode A 720Y 360CrCb (27 MHz) power on/off setting	49
	. RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED	



Version	(	١	3
V C I 3 I U I I	·	J.	v

Page : 4/52

4.6. Recommend YUV mode B 640Y 320CrCb (24.54 MHz) power on/off setting	. 50
4.7. Recommend YUV mode B 720Y 320CrCb (27 MHz) power on/off setting	. 51
4.8. Recommend CCIR656 mode (27 MHz) power on/off setting	. 52



Page : 5/52

# A. Physical specifications

NO.	ltem	Specification	Remark
1	Display resolution (dot)	480(W)×234(H)	
2	Active area (mm)	48.0 (W) × 35.685 (H)	
3	Screen size (inch)	2.36 (Diagonal)	
4	Dot pitch (mm)	0.10 (W) × 0.1525 (H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	54.9 (W) × 47.45 (H) × 2.6 (D)	Note 1
7	Weight (g)	10.9	
8	Panel surface treatment	Hard coating	

Note 1: Refer to Fig.1



Page : 6/52

# B. Electrical specifications

# 1. Pin assignment

Pin no	Symbol	I/O	Description	Remark
1	VCOM	I	Common electrode driving voltage	
2	DUMMY	NC	No connection	
3	VGL	С	Negative low power supply for gate driver output: -12.5V	
4	C4P	С	Pins to connect capacitance for power circuitry	
5	C4M	С	Pins to connect capacitance for power circuitry	
6	VGH	С	Positive power supply for gate driver output: +12.5V	
7	FRP	0	Frame polarity output for VCOM	
8	VCAC	С	Define the amplitude of the VCOM swing	
9	Vint3	С	Intermediate voltage for charge Pump	
10	C3P	С	Pins to connect capacitance for power circuitry	
11	C3M	С	Pins to connect capacitance for power circuitry	
12	Vint2	С	Intermediate voltage for charge Pump	
13	C2P	С	Pins to connect capacitance for power circuitry	
14	C2M	С	Pins to connect capacitance for power circuitry	
15	Vint1	С	Intermediate voltage for charge Pump	
16	C1P	С	Pins to connect capacitance for power circuitry	
17	C1M	С	Pins to connect capacitance for power circuitry	
18	PGND	Р	Charge Pump Power GND	
19	PVDD	Р	Charge Pump Power VDD	
20	DRV	0	Gate signal for the power transistor of the boost converter	
21	LED+	Р	For Led Anode voltage	
22	DUMMY	NC	No connection	
23	FB	P/I	Led Cathode and main boost regulator feedback input	
24	DUMMY	NC	No connection	
25	GND	Р	Digital GND	
26	VCC	Р	Digital power supply	
27	cs	I	Serial communication chip select	
28	SDA	I/O	Serial communication data input/output	
29	SCL	I	Serial communication clock input	
30	HSYNC	I	Horizontal sync input	
31	VSYNC	ı	Vertical sync input	
32	DCLK	I	Clock Input:	
33	D7	ı	Data Input: MSB	




Page : 7/52

34	D6	I	Data Input:	
35	D5	I	Data Input:	
36	D4	ı	Data Input:	
37	D3	ı	Data Input:	
38	D2	ı	Data Input:	
39	D1	ı	Data Input:	
40	D0	I	Data Input: LSB	

I: Input; O: Output. P: Power. I/O input/output C: Capacitor pin. P/I: power / input.

Note: Definition of scanning direction. Refer to figure as below



### 2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	V <sub>CC</sub>	GND=0	-0.5	7.0	V	
Power voltage	PV <sub>DD</sub>	PGND=0	-0.5	7.0	V	
Input signal voltage	D0~D7	-	-0.3	3.6	V	
Input signal voltage	VCOM	-	-2.9	5.2	V	VCOM DC Voltage
Operating temperature	Тора	-	0	60		Ambient temperature
Storage temperature	Tstg	-	-25	70		Ambient temperature



Page : 8/52

#### 3. Electrical characteristics

#### a. Typical operating conditions (GND=0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power Voltage		V <sub>CC</sub>	2.7	3.3	3.6	V	Note 1
Power voi	lage	PV <sub>DD</sub>	3.0	3.3	3.6	V	Note 1
TFT-LCD Powe	r Voltago	VGH	11.0	12.5	14.0	٧	GND=PGND=0V
TFT-LCD POWE	er voltage	VGL	-14.0	-12.5	-11.0	V	GND=PGND=0V
Output	H Level	$V_{OH}$	Vcc-0.4	-	Vcc	٧	
Signal Voltage	L Level	$V_{OL}$	GND	ı	GND+0.4	<b>V</b>	
Input	H Level	V <sub>IH</sub>	0.7xV <sub>CC</sub>	ı	V <sub>CC</sub>	V	
Signal Voltage	L Level	$V_{IL}$	GND	ı	0.3xV <sub>CC</sub>	٧	
VCOM Voltage		$V_{CAC}$	4.4	5.0	5.1	٧	V
		V <sub>CDC</sub>	1.0	1.1	1.2	V	V
DRV output	voltage	$V_{DRV}$	0	-	PV <sub>DD</sub>	٧	V

Note 1: A build-in power on reset circuit for PV<sub>DD</sub> and V<sub>CC</sub> is provided within the integrated LCD driver IC.

#### b. Current characteristics (GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
Input Current for V <sub>CC</sub>	I <sub>VCC</sub> (Pin 26)	V <sub>CC</sub> =3.3V	I	0.1	0.3	mA	Note 1	
Input Current for PV <sub>DD</sub>	I <sub>PVDD</sub> (Pin 19)	PV <sub>DD</sub> =3.3V	1	8	10	mA	Note 1	
Output	H Level	ЮН	-	400	-	uA		
current	L Level	IOL	-	-400	-	uA		
Analog stand by current	I <sub>PVDD</sub>	PV <sub>DD</sub> =3.3V	-	7.5	10	uA	DOLK is stormed	
Digital stand by current	I <sub>vcc</sub>	V <sub>CC</sub> =3.3V	-		110	uA	DCLK is stopped	
DRV output current	I <sub>DRV</sub>	$V_{CC} = 3.0V$ DRV = 0.7V	-	-	10	mA		

Note 1: Use UPS052 mode and  $F_{DCLK}$ =24.54MHz,.other registers are default setting.

#### c. LED driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current	IL		25	27.5	mA	
LED voltage	V <sub>L</sub>	-	3.8	4.4	V	Note1

Note 1 : Typical LED voltage :  $3.2V/pcs,FB=0.6V, LED voltage: V_L = 3.2+0.6=3.8V$  . Refer to application circuit.





Page : 9/52

### 4. AC Timing

### a. Digital Signal AC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit.
DCLK duty cycle	Tcwh/Tcwl	40	50	60	% t <sub>DCLK</sub>
VSYNC setup time	Tvst	12	-	-	ns
VSYNC hold time	Tvhd	12	-	-	ns
HSYNC setup time	Thst	12	-	-	ns
HSYNC hold time	Thhd	12	-	-	ns
Data set-up time	Tdsu	12	_	-	ns
Data hold time	Tdhd	12	-	_	ns
HSYNC width	Thsw	1	1	254	t <sub>DCLK</sub>
VSYNC width	Tvsw	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6t <sub>⊢</sub>	







Page : 10/52

### b. UPS051 Timing conditions

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark		
D	CLK Frequency		1/t <sub>DCLK</sub>	8.4	9.7	11	MHz			
	Period	t <sub>H</sub>	580	617	695	t <sub>DCLK</sub>				
	Display peri	<b>t</b> <sub>hd</sub>		480		t <sub>DCLK</sub>				
HSYNC	Back porc	t <sub>hbp</sub>	84	100	115	t <sub>DCLK</sub>	Note 1			
	Front porch		t <sub>hfp</sub>	t <sub>H</sub>	- t <sub>hd</sub> - t <sub>hb</sub>	р	t <sub>DCLK</sub>			
	Pulse width		t <sub>hsw</sub>	1	1	50	t <sub>DCLK</sub>			
	Dorind	Odd	4	247.5	262.5	277.5	+			
	Period	Even	t <sub>V</sub>	247.5	202.5	211.5	t <sub>⊢</sub>			
	Diaplay pariod	Odd			234					
	Display period	Even	$t_{vd}$		234		t <sub>⊢</sub>			
VSYNC	Dools manah	Odd		9	16	24		Note 2 2 4		
VSTNC	Back porch	Even	$t_{vbp}$	9.5	16.5	24.5	t <sub>⊢</sub>	Note 2, 3, 4		
	F	Odd			$t_{\sf V}-t_{\sf vd}-t_{\sf vbp}$					
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	τ <sub>V</sub>			$- t_{\text{vd}} - t_{\text{vbp}}$		t <sub>H</sub>	
	Dula a width	Odd		1 +	1+	6+				
	Pulse width	Even	$t_{vsw}$	1 t <sub>DCLK</sub>	1t <sub>H</sub>	6t <sub>⊢</sub>				

Note 1: UPS051 Horizontal back porch time (t<sub>hbp</sub>) is adjustable by setting register DDL; requirement of minimum back porch time and minimum front porch time must be satisfied.

Note 2: UPS051 Vertical back porch time (t<sub>vbp</sub>) is adjustable by setting register HDL; requirement of minimum back porch time and minimum front porch time must be satisfied.

Note 3: Both interlace and non-interlace mode can be accepted.


Note 4: AUO suggests frame rate at least 50 Hz to get the better display quality.



Fig.1 UPS051 Input Horizontal Timing Chat

Version: 0.3

Page : 11/52



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, 11 COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version 0.3

Page 12/52




Fig.3 UPS051 Input Vertical Timing Chat

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, 12 COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 13/52

### c. UPS052 Timing conditions

### c - 1. UPS052 (320 mode 24.55MHz) timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t <sub>DCLK</sub>	21.07	24.55	28.06	MHz	
	Period	t <sub>H</sub>	1524	1560	1644	t <sub>DCLK</sub>		
	Display per	iod	<b>t</b> <sub>hd</sub>		1280		t <sub>DCLK</sub>	
HSYNC	Front porc		$\mathbf{t}_{hbp}$	236	252	267	t <sub>DCLK</sub>	
			t <sub>hfp</sub>	t <sub>H</sub>	- t <sub>hd</sub> - t <sub>hb</sub>	р	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	96	t <sub>DCLK</sub>	
	Period	Odd Even	t <sub>V</sub>	247.5	262.5	277.5	t <sub>H</sub>	
	Display period	Odd	4	240			+	
	Display period	Even	$\mathbf{t}_{vd}$	240			t <sub>H</sub>	
VSYNC	Daalamanah	Odd		6	13	3 21 ,		Note 1, 2
VSTNC	Back porch	Even	$\mathbf{t}_{vbp}$	6.5	13.5	21.5	t <sub>⊢</sub>	Note 1, 2
	Front porch	Odd Even	t <sub>vfp</sub>	t <sub>V</sub>	$-\mathbf{t}_{vd}-\mathbf{t}_{v}$	$t_{\rm obp}$		
	Pulse width	Odd	+	1 t	1t <sub>⊢</sub>	6t <sub>⊢</sub>		
	ruise Widili	Even	$t_{\sf\scriptscriptstyle VSW}$	1 t <sub>DCLK</sub>	I I'H	ΟίΗ		

Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.

#### c - 2. UPS052 (360 mode 27MHz) timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t <sub>DCLK</sub>	23.1	27	30.9	MHz	
	Period	t <sub>H</sub>	1684	1716	1807	t <sub>DCLK</sub>		
	Display per	iod	<b>t</b> <sub>hd</sub>		1440		t <sub>DCLK</sub>	
HSYNC	HSYNC Back porc		$t_{hbp}$	236	252	267	t <sub>DCLK</sub>	
			t <sub>hfp</sub>	t <sub>H</sub>	- t <sub>hd</sub> - t <sub>hb</sub>	р	t <sub>DCLK</sub>	
	Pulse width		$\mathbf{t}_{hsw}$	1	1	96	t <sub>DCLK</sub>	
	Period	Odd Even	$t_{V}$	247	262	277	t <sub>H</sub>	
	5: 1	Odd			240	<u> </u>		
	Display period	Even	$\mathbf{t}_{\sf vd}$			t <sub>⊢</sub>		
\ (0\ (\) (\)		Odd	_	6	13	21		N 4 4 0
VSYNC	Back porch	Even	$t_{vbp}$	6.5 13.5 21.5		t <sub>⊢</sub>	Note 1, 2	
	F4	Odd						
	Front porch	Even	t <sub>∨fp</sub>	τ <sub>V</sub> -	$t_{ m V}-t_{ m vd}-t_{ m vbp}$		t <sub>H</sub>	
	Dode o dalah	Odd		4.1	41	Ct		
	Pulse width	Even	$t_{\sf vsw}$	1 t <sub>DCLK</sub>	1t <sub>H</sub>	6t <sub>⊢</sub>		


Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.



Page : 14/52


Fig.4 UPS052 Input Horizontal Timing Chart





Page : 15/52








Page: 16/52

#### d. CCIR656 Timing conditions

d - 1. CCIR656 timing specifications



### **CCIR656 Data input format**

Example:

H control signal =1 at EAV;

H control signal =0 at SAV;

			H CONTROL SIGNAL	
EVA CODE	BLANKING ,,	SAV CODE	VALID DATA	Next Line
FF 00 00 X 80	10 80 10	80 10 FF 00 00 X CB Y1	CR 1 Y2 CB 2 Y3 CR 2 Y4	CR Y FF Digital video
4	268	4 4	1440	stream
<b>◄</b>		1716		<b></b>

#### d-2. CCIR656 decoding

FF 00 00 XY signals are involved with HSYNC, VSYNC and Field

XY encode following bits:

F=field select

V=indicate vertical blanking

H=1 if EAV else 0 for SAV

P3-P0=protection bits

P3=V H P2=F H P1=F V P0=F V H

□represents the exclusive-OR function.

Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references. Horizontal blanking section consists of repeating pattern 80 10 80 10

XY												
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)					
1	F	V	Н	P3	P2	P1	P0					



Page : 17/52

#### d- 3. CCIR656 to RGB conversion


R=1.164 (Y-16) +1.596(Cr-128)

G=1.164 (Y-16) -0.813(Cr-128)-0.392(Cb-128)

B=1.164 (Y-16) +2.017(Cb-128)

Where Y: 0~255 Cr: 0~255 Cb: 0~255

#### d- 4. CCIR656 Vertical Timing Format (NTSC)



Line Number	F	<b>V</b>	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

Note: After setting CCIR656 vertical timing value, the frame might be shift. AUO suggests to set the register R5 = "04h", then the frame should be fulled.



Page: 18/52

### e. YUV Timing

#### e - 1. YUV 640 timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t <sub>DCLK</sub>	21.07	24.55	28.06	MHz	
	Period	t <sub>H</sub>	1524	1560	1644	t <sub>DCLK</sub>		
	Display per	iod	<b>t</b> <sub>hd</sub>		1280		t <sub>DCLK</sub>	
HSYNC	Back porc	h	t <sub>hbp</sub>	236	252	267	t <sub>DCLK</sub>	
	Front porc	Front porch		t⊢	- t <sub>hd</sub> - t <sub>h</sub>	bp	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	96	t <sub>DCLK</sub>	
	Period	Odd Even	t <sub>V</sub>	247.5	262.5	277.5	t <sub>H</sub>	
		Odd						
	Display period	Even	t <sub>vd</sub>	240			t <sub>H</sub>	
VSYNC		Odd		6	13	21		Note 1, 2
VOTIVO	Back porch	Even	$t_{\sf vbp}$	6.5	13.5	21.5	t <sub>⊢</sub>	Note 1, 2
	Front porch	Odd Even	t <sub>vfp</sub>	t <sub>V</sub>	$-\mathbf{t}_{vd}-\mathbf{t}_{v}$	/bp	t <sub>H</sub>	
	Pulse width	Odd Even	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1t <sub>H</sub>	6t <sub>H</sub>		

Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.

### e - 2. YUV 720 timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t <sub>DCLK</sub>	23.1	27	30.9	MHz	
	Period	t <sub>H</sub>	1684	1716	1807	t <sub>DCLK</sub>		
	Display per	iod	t <sub>hd</sub>		1440		t <sub>DCLK</sub>	
HSYNC	Back porc	h	t <sub>hbp</sub>	236	252	267	t <sub>DCLK</sub>	
	Front porc	:h	t <sub>hfp</sub>	t <sub>H</sub>	- t <sub>hd</sub> - t <sub>h</sub>	bp	t <sub>DCLK</sub>	
	Pulse wid	t <sub>hsw</sub>	1	1	96	t <sub>DCLK</sub>		
	Period	Odd Even	t <sub>V</sub>	247.5	262.5	277.5	t <sub>H</sub>	
	Dianley period	Odd			240		t <sub>H</sub>	
	Display period	Even	$\mathbf{t}_{vd}$	240		240		
VSYNC		Odd		6	13	21		Note 1, 2
	Back porch	Even	$\mathbf{t}_{vbp}$	6.5	13.5	21.5	t <sub>⊢</sub>	,
	Front porch		t <sub>vfp</sub>	t <sub>V</sub> -	$-t_{vd}-t_{v}$	/bp	t <sub>H</sub>	
			t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1t <sub>H</sub>	6t <sub>H</sub>		

Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.



Page : 19/52

Fig.8 YUV640 Input Horizontal Timing Chart





Fig.7 YUV720 Input Horizontal Timing Chart




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, 19 COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 20/52








Page : 21/52

### 5. Charge Pump Structure






Page : 22/52

#### 6. Reference Circuit

> External LED driver + Internal VCOMDC application circuit




Note: +3.3V is provided from system.



Page : 23/52

### External LED driver + External VCOMDC application circuit




Note: +3.3V is provided from system.



Page : 24/52

#### Internal LED driver + Internal VCOMDC application circuit



**Note:** PWM R/C/L (R3/C2/L1) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like noise is serious, please adjust RCL parameters to get best efficiency and display quality.

Note: +3.3V is provided from system.

Note: Q1 is control backlight turn on/off function.


- \* LED-SWITCH is "H" > backlight turn on.
- \* LED-SWITCH is "L" → backlight turn off.

Please refer to suggestion standby and power on/off sequence.



Page : 25/52

### ➤ Internal LED driver + External VCOMDC application circuit



**Note:** PWM R/C/L (R3/C2/L1) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like noise is serious, please adjust RCL parameters to get best efficiency and display quality.

Note: +3.3V is provided from system.

Note: Q1 is control backlight turn on/off function.

- \* LED-SWITCH is "H" → backlight turn on.
- \* LED-SWITCH is "L" > backlight turn off.


Please refer to suggestion standby and power on/off sequence.



Page : 26/52

### 7. Serial Interface & Register Table

#### a. Serial Interface format




Data Setup Time	t <sub>so</sub>	SCL to CS	120		ns
Data Setup Time	t <sub>s1</sub>	SCL to SDA	120		ns
Data Hold Time	t <sub>HO</sub>	SCL to CS	120		ns
Data Hold Tillle	t <sub>H1</sub>	SCL to SDA	120		ns
	t <sub>W1L</sub>	SCL pulse width	120		ns
Pulse Width	t <sub>w1H</sub>	SCL pulse width	120		ns
	t <sub>W2</sub>	CS pulse width	1000		ns
				·	

### b. The configuration of serial data at SDA terminal is at below


MSB	3															LSB
D1:	5	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	Register address R/W								DATA							

Note: R/W = '0' → Write mode R/W = '1' → Read mode

#### b1 - Write Mode waveform



#### b2 - Read Mode waveform





Page : 27/52

### c. Register parameters

No	ADDRESS			R/W						CONTENT				
NO	D15	D14	D13	D12	D11	D[10:8]	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	W	х	Х	х	х	х	GRB	STB	SHDB	SHCB
R1	0	0	1	0	W	х	Х	х	Reserved Reserved PFON Re			Reserved		
R2	0	1	0	0	W	Х	Х	Х	Х	Х	FPOL	Х	U/D	SHL
R3	0	1	1	0	W	Х	Х	Х	Х	x PALM PAL SEL				
R4	1	0	0	0	W	Х	Х	Х	Х		DDL			
R5	1	0	1	0	W	Х	Х	Х		OEA	HDL			
R6	1	1	0	0	W	Х	Х	Х	Х	Х	x VCSL			
R7	1	1	1	0	W	Х	Х	Х	Х	GAMSEL	x VLNC AVGY Reserve			Reserved
T0	0	0	0	1	W	Х		AVDDADJ		PD	DTY FBV2 FBV1 FBV0			FBV0
T1	0	0	1	1	W	х	Х	AVG	х	T352		CON	ST	
T2	0	1	0	1	W	Х	Х	VDCEN		VCOMDC				
Т3	0	1	1	1	W	Х	Х		BRADJ					
T4	1	0	0	1	W	Х	Х	х	x x x x VNSEL			ISEL		
T5	1	0	1	1	W	Х		SAT HUE						
T6	1	1	0	1	R	Х	Reserved							

Note 1: Please keep all the Reserved register at "Default Value" to avoid abnormal display.

Note 2: Register T6 is read only.

### c1 - Default register settings

No	D15	D14	D13	D12	D11	D[10:8]	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	R/W	Х	Х	Х	Х	Х	1	1	0	1
R1	0	0	1	0	R/W	х	Х	Х	0	0	0	0	0	1
R2	0	1	0	0	R/W	х	Х	Х	Х	Х	0	Х	1	1
R3	0	1	1	0	R/W	х	Х	Х	Х	0	0	0	0	1
R4	1	0	0	0	R/W	х	Х	Х	Х	0	0	0	0	0
R5	1	0	1	0	R/W	х	Х	Х	0	0	0	0	0	0
R6	1	1	0	0	R/W	x	Х	Х	X	X	X	1	1	0
R7	1	1	1	0	R/W	x	Х	Х	X	0	X	0	1	1
T0	0	0	0	1	R/W	x	0	0	0	0	0	1	0	0
T1	0	0	1	1	R/W	x	Х	0	X	0	1	0	0	0
T2	0	1	0	1	R/W	х	х	0	1	0	0	0	0	0
T3	0	1	1	1	R/W	х	Х	1	0	0	0	0	0	0
T4	1	0	0	1	R/W	х	Х	Х	Х	Х	Х	Х	0	0
T5	1	0	1	1	R/W	Х	1	0	0	0	1	0	0	0
T6	1	1	0	1	R	Х			•	Rese	rved	•		

"X" => Don't care.



Page : 28/52

### d. Detail Register Description

### d1. Register R0

Address	Bit		Default	
		Bit3 (GRB)	Global reset.	
0000	[30] Bit2 (STB) Standby mode setting. Bit1 (SHDB) DC-DC converter shutdown setting.	Bit2 (STB)	Standby mode setting.	1101b
0000		DC-DC converter shutdown setting.	ITOTO	
		Bit0 (SHCB)	Charge Pump shutdown setting.	

Bit3	GRB function
0	The controller is resets, DCDC is off.
0	Reset all register to default value.
1	Normal operation. (default)

Note: When setting GRB='0', charge pump is still on, because of default value.

Bit2	STB function							
0	T-CON, source driver and DC-DC converter are off. All							
	outputs are High-Z.							
1	Normal operation. (default)							

Note: GRB have higher priority than STB. Therefore, two mode is set in the same time, STB isn't executed.

Bit1	SHDB function
0	DC-DC converter is off. (default)
4	DC-DC converter is on.
1	DC-DC controls by STB and power on/off sequence.

Bit0	SHCB function
0	Charge Pump converter is off.
1	Charge Pump converter is on. (default)
1	Charge Pump controls by STB and power on/off sequence.

#### d2. Register R1:

Address	Bit		Default	
		Reserved	Reserved	
		Reserved	Reserved	
0010	[50]	Bit1 (PFON)	Pre-filter setting.	00_0001b
	Di+∩	Bit0 (D/S)	Select Delta or Stripe mode for Data	
		שונט (טוס)	arrangement.	

Bit1	Pre-filter setting.				
0	Pre-filter off (default)				
1	Pre-filter on				

Note: Disable this function in UPS051 mode.

Bit0	D/S function
0	Stripe mode. Q1H always stays High.
U	Data alignment always odd line.
1	Delta mode Q1H toggles each line. Data alignment switches
	between Odd/even lines. (default)

Note: Disable this function in UPS051 mode.



Page : 29/52

### d3. Register R2:

Address	Bit		Default	
0100	[2 0]	Bit3 (FPOL)	FRP source driver polarity inversion polarity inversion selection.	0011b
	[30]	Bit1 (U/D)	Vertical shift direction selection.	dilb
		Bit0 (SHL)	Horizontal shift direction selection.	

Bit3	FPOL function
0	FRP=0 when positive polarity
	FRP=1 when negative polarity (default)
1	FRP=1 when positive polarity
Į.	FRP=0 when negative polarity

Bit1	UD function
0	Scan down: First line=G241 → G239 → → G2 → Last line=G0.
1	Scan up: First line=G0→ G2 →→ G239 → Last line=G241. (default)

Bit0	SHL function
0	Shift left; First data=S640 → S639 → → S2 → Last data=S1.
1	Shift right: First data=S1→ S2 →→ S639→ Last data=S640. (default)

### d4. Register R3:

Address	Bit		Default	
		Bit4 (PALM)	PAL 1/6, PAL1/6,8 selection.	
0110	[40]	Bit3 (PAL)	PAL/NTSC selection.	0_0001b
		Bit2-0 (SEL)	Input data format selection.	

Bit4	PALM function
0	PAL 1/6,8 Input format. (280 active line). (default)
1	PAL1/6 Input format. (288 active line).

Note:Disable this function in UPS051mode.

Bit3	PAL function
0	NTSC Input format (240 active line). (default)
1	PAL Input format.

Note:Disable this function in UPS051mode.

Bit2-0	SEL function
000	UPS051 path, special data format: DDX.
001	UPS052 320RGB 24.54MHz data format. (default)
010	UPS052 360RGB 27MHz data format.
011	YUV mode A 640Y 320CrCb 24.54MHz data format.
100	YUV mode A 720Y 360CrCb 27MHz data format.
101	YUV mode B 640Y 320CrCb 24.54MHz data format.
110	YUV mode B 720Y 360CrCb 27MHz data format.
111	CCIR 656 720Y 360CrCb 27MHz data format.



Page : 30/52

### d5. Register R4:

Address	Bit	Description	Default	
1000	[40]	Bit4-0 (DDL)	Horizontal Data start delay selection.	0_000b

D4	D3	D2	D1	D0	Value	Unit
0	0	0	0	0	+0	
0	0	0	0	1	+1	
0	0	0	1	0	+2	
0	0	0	1	1	+3	
0	0	1	0	0	+4	
0	0	1	0	1	+5	
0	0	1	1	0	+6	
0	0	1	1	1	+7	
0	1	0	0	0	+8	
0	1	0	0	1	+9	
0	1	0	1	0	+10	
0	1	0	1	1	+11	
0	1	1	0	0	+12	
0	1	1	0	1	+13	
0	1	1	1	0	+14	
0	1	1	1	1	+15	DCLK
1	0	0	0	0	-1	DCLK
1	0	0	0	1	-2	
1	0	0	1	0	-3	
1	0	0	1	1	-4	
1	0	1	0	0	-5	
1	0	1	0	1	-6	
1	0	1	1	0	-7	
1	0	1	1	1	-8	
1	1	0	0	0	-9	
1	1	0	0	1	-10	
1	1	0	1	0	-11	
1	1	0	1	1	-12	
1	1	1	0	0	-13	
1	1	1	0	1	-14	
1	1	1	1	0	-15	
1	1	1	1	1	-16	

### d6. Register R5:

Address	Bit		Default	
1010	[E 0]	Bit5-4 (OEA)	Odd Even advance selection.	00 00006
	[50] Bit3-0 (HI	Bit3-0 (HDL)	Vertical delay selection.	00_000b

Bit5-4	OEA function
00	Display start @HDL delay for Odd and Even field (default)
01	Display start @HDL delay for Odd field and @HDL+1 for Even field
1X	Display start @HDL+1 delay for Odd field and @HDL for Even field



Page : 31/52

Bit3-0	HDL function	IDL function					
HDL3	HDL2	HDL1	HDL0	Value	Unit		
0	0	0	0	+0			
0	0	0	1	+1			
0	0	1	0	+2			
0	0	1	1	+3			
0	1	0	0	+4			
0	1	0	1	+5			
0	1	1	0	+6			
0	1	1	1	+7	Н		
1	0	0	0	+8	П		
1	0	0	1	-1			
1	0	1	0	-2			
1	0	1	1	-3			
1	1	0	0	-4			
1	11	0	1	-5			
1	1	1	0	-6			
1	1	1	1	-7			

### d7. Register R6:

Address	Bit		Default	
1100	[30]	Bit2-0 (VCOM_AC)	VCAC level adjustment. Step 0.1V/LSB.	110b

VCSL2	VCSL1	VCSL0	VCAC level	Unit
0	0	0	4.4	
0	0	1	4.5	V
0	1	0	4.6	
0	1	1	4.7	
1	0	0	4.8	
1	0	1	4.9	
1	1	0	5 (Default)	
1	1	1	5.1	

### d8. Register R7:

Address	Bit	Description		Default
		Bit4 (GAMSEL)	Gamma select function	
1110	[40]	Bit2 (VLNC)	YUV vertical line function	0_0011
		Bit1 (AVGY)	Average YUV interface Luminance Y setting	
		Bit0 (DMDA)	Delta data alignment	

Bit4	Gamma select function
0	Non- Linear Gamma (default)
1	Gamma 2.2



Page : 32/52

Bit2	YUV vertical line function
0	Vertical line are 240 (default)
	Vertical line are 234 NTSC: 240 lines scaling to 234-skip 6 lines. (1/40)
1	PAL: 288 lines scaling to 234-skip 54 lines (3/16) @ PALM = 'H'
	280 lines scaling to 234-skip 46 lines (1/6) @ PALM = 'L'

Note:Use UPS051 mode, this bit must set "0".

Bit1	Average YUV interface Luminance Y setting
0	Only used odd Y sample for YUV conversion
1	Used odd and even Y sample for YUV conversion (default)

Bit0	Delta data alignment
0	Data alignment by default setting
1	Data alignment please reference UPS052 timing graph II. (default) (This function disable in UPS051 mode.)

### d9. Register T0:

Address	Bit	Description		Default
		Bit5-7 (AVDDADJ)	Select internal AVDD voltage	
0001	[70]	Bit3-4 (PDTY)	PWM duty control for DC to DC converter	0000_0100b
		Bit2-0 (FBV)	FB voltage adjust	

Bit 5- 7	Select internal AVDD voltage	
000	4.3V(Default)	
001	4.4V	
010	4.5V	
011	4.6V	
100	4.7V	
101	4.8V	
110	4.9V	
111	5.0V	

	Bit3-4	PWM duty control for DC to DC converter	
ĺ	00	75 %(Default)	
	01	55 %	
	10	60 %	
ſ	11	65 %	

Bit2-0	FB voltage adjust
000	0.4V
001	0.45V
010	0.5V
011	0.55V
100	0.6V (Default)
101	0.65V
110	0.7V
111	0.75V



Page : 33/52

### d10. Register T1:

Address	Bit	Description		
		Bit6 (AVG)	Data alignment to scaling down function select	
0011	[60]	Bit4 (T352)	Select UPS052 path and input data format for 352 RGB	000_1000b
		Bit3-0 (CONST)	RGB contrast level adjustment	

Bit6	Data alignment to scaling down function select
0	Data alignment by DMDA settling (Default)
1	Data alignment with averaged and input data.(R1, (G1+3G2)/4, (3B2+B3)/4)

Bit4	Select UPS052 path and input data format for 352 RGB
0	SEL setting timing (Default)
1	SEL setting don't care, input data for 352 RGB(27MHZ)

Bit3-0	RGB contrast level adjustment
0x0	0
0x8	1.00 (Default)
0xF	1.875

### d11. Register T2:

Address	Bit	Description		Default
0101	[60]	Bit6 (VDCEN)	Setting FRP output to add DC level	010 0000b
		Bit5-0 (VCOM DC)	VCOM DC level adjustment (16mV/Bit)	010_00000

Bit6	Setting FRP output to add DC level
0	External VCOM DC
1	Internal VCOM DC

Bit5-0	VCOM DC level adjustment
0x00	0.688V
0x20	1.2V (Default)
0x3F	1.696V

### d12. Register T3:

Address	Bit	Description		Default
0111	[60]	Bit6-0 (BRADJ)	Brightness level adjustment (4/Bit)	100_000b

Bit6	Brightness level adjustment
0x00	-256
0x40	0 (Default)
0x7F	+256



Page : 34/52

### d13. Register T4:

Address	Bit	Description		Default
1001	[20]	Bit1-0 (WNSEL)	Wide and narrow display select	000b

Bit1-0	Wide and narrow display select
00	Normal display (Default)
01	Narrow display
10	Wide display
11	Normal display

### d14. Register T5:

Address	Bit	Description		Default
1011	[70]	Bit7-4 (SAT)	YUV saturation constant adjustment (0.125/Bit)	1000 1000b
		Bit3-0 (HUE)	YUV Hue adjustment (5Deg/Bit)	1000_10000

Bit7-4	YUV saturation constant adjustment
0x0	0
0x8	1.00
0xF	1.875

Bit3-0	YUV Hue adjustment (5Deg/Bit)
0x0	-40θ°
0x8	0θ°
0xF	35 θ°

Note: Register T5 is for YUV only.



Page : 35/52

### C. Optical specification (Note 1, Note 2, Note 3)

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise	Tr	θ=0°	-	20	30	ms ms	Note 4, 6
	Fall	Tf		-	30	40		
Contrast ratio		CR	At optimized viewing angle	150	250	-		Note 5, 6
Viewing angle	Тор		CR⊡10	10	20	-	deg.	Note 6, 7
	Bottom			30	40	-		
	Left			40	45	-		
	Right			40	45	-		
Brightness			θ=0°	200	250	-	nits	Note 8
White chromaticity shift		Х	θ=0°	0.28	0.33	0.38		
		у		0.30	0.35	0.40		
Uniformity		$\Delta  \mathbf{Y}_{L}$	%	70	75		%	Note 10

Note 1. Ambient temperature =25 □.


Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation under 25 mA.

#### Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state



Page : 36/52

Note 6. White Vi= $V_{i5}$   $\pm 1.5V$ Black Vi= $V_{i50}$   $\pm 2.0V$ 

"±" Means that the analog input signal swings in phase with COM signal.


" + " Means that the analog input signal swings out of phase with COM signal.

V<sub>i50</sub>: The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

### Note 7. Definition of viewing angle:


Refer to figure as below.




Note 8. Measured at the center area of the panel in gray level 255



Page : 37/52



Note 10. Luminance Uniformity of these 9 points is defined as below:



Uniformity =  $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$ 




Page : 38/52

# D. Reliability test items:

No.	Test items	Conditions		Remark
1	High temperature storage	Ta= 70 □	240Hrs	
2	Low temperature storage	Ta= -25 □	240Hrs	
3	High temperature operation	Ta= 60 □	240Hrs	
4	Low temperature operation	Ta= 0□	240Hrs	
5	High temperature and high humidity	Ta= 60□. 90% RH	240Hrs	Operation
6	Heat shock	-25□~80□/50 cycle 2Hrs/cycle		Non-operation
7	Electrostatic discharge	Air mode:+/- 8KV Contact mode: +-4kV		Base on AUO's Standard testing method
8	Vibration (with carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz –6dB/Octave from 200~500Hz		IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces		

Note: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below



Note 3. ESD testing method.

1. Ambient: 24~26□, 56~65%RH

2. Instruments:NoisekenESS-2000,

3. Operation System: "CT30AA-A" and adapter "A024CN02 VXT0"

4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:


a. Contact Discharge: Max±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge: Max ±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point



Page : 39/52

6. Test point:




- 7. The metal casing is connected to ground (0V) at four corners.
- 8. All register commands are repeating transfer.



Page : 40/52


# E. Packing form





Page : 41/52

# F. Outline dimension



"To avoid applying pressure or stress on the products. These will cause visual defects or luminance non-uniformity on the lighting area."


"The protection film in the back side of LCM should be tear off before assembly."

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 42/52

#### No DCLK




Note 1:During No DCLK, HSYNC and VSYNC can be stopped. But in all other cases HSYNC and VSYNC must be active.

Note 2: External signal: DCLK, VSYNC, DIN (D0 ~ D7), STB (By register)
Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable
G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.



Page : 43/52

### 2. Power on sequence




Note 1: External signal:  $V_{CC}$ ,  $PV_{DD}$ , DCLK, VSYNC, DIN (D0 ~ D7), STB (By register) Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable, G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.



Page : 44/52

# 3. Power off sequence




Note 1: External signal:  $V_{CC}$ ,  $PV_{DD}$ , DCLK, VSYNC, DIN (D0 ~ D7), STB (By register) Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable, G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.




Page : 45/52

# 4. Recommended power on/off serial command settings

#### 4.1. Recommend UPS051 (9.7 MHz) power on/off setting







ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 46/52

#### 4.2. Recommend UPS052 320RGB mode (24.54 MHz) power on/off setting








Page : 47/52


#### 4.3. Recommend UPS052 360RGB mode (27MHz) power on/off setting






Page : 48/52

#### 4.4. Recommend YUV mode A 640Y 320CrCb (24.54 MHz) power on/off setting









Page : 49/52

#### 4.5. Recommend YUV mode A 720Y 360CrCb (27 MHz) power on/off setting








Page : 50/52


#### 4.6. Recommend YUV mode B 640Y 320CrCb (24.54 MHz) power on/off setting





Page : 51/52

## 4.7. Recommend YUV mode B 720Y 320CrCb (27 MHz) power on/off setting





Page : 52/52

#### 4.8. Recommend CCIR656 mode (27 MHz) power on/off setting

