PRELIMINARY

NEC NEC LCD Technologies, Ltd.

TFT COLOR LCD MODULE

NL256204AC15-02

51cm (20.1 Type) **QSXGA**

PRELIMINARY DATA SHEET



DOD-PD-0081 (2nd edition)

This PRELIMINARY DATA SHEET is updated document from DOD-M-1312(1).

All information is subject to change without notice. Please confirm the sales representative before starting to design your system.

INTRODUCTION

No part of this document shall be copied in any form or by any means without the prior written consent of NEC LCD Technologies, Ltd. (hereinafter called "NEC").

NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a product described herein or any other liability arising from use of such application. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or of others.

While NEC has been making continuous effort to enhance the reliability of its products, the possibility of failures cannot be eliminated entirely. To minimize risks of damage to property or injury to person arising from a failure in an NEC product, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

NEC products are classified into the following three quality grades:

```
"Standard", "Special", "Specific"
```

The "Specific" quality grade applies only to applications developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a product depend on its quality grade, as indicated below. Customers must check the quality grade of each application before using it in a particular application.

- **Standard:** Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- *Special:* Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- *Specific:* Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems (medical equipment, etc.) and any other equipment

The quality grade of this product is "Standard" unless otherwise specified in this document. If customers intend to use this product for applications other than those specified for "Standard" quality grade, they should contact NEC sales representative in advance.

CONTENTS

INTRODUCTION	2
4 OLUM TUE	
1. OUTLINE	
1.1 STRUCTURE AND PRINCIPLE	
1.2 APPLICATIONS	
1.3 FEATURES	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4.1 MECHANICAL SPECIFICATIONS	
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 Driving for LCD panel signal processing board	
4.3.2 Driving for backlight inverter	
4.3.3 Backlight inverter current wave.	
4.3.4 Power supply voltage ripple	
4.3.5 Fuses	
4.4 POWER SUPPLY VOLTAGE SEQUENCE	
4.4.1 Sequence for LCD panel signal processing board	
4.4.2 Sequence for backlight inverter	
4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS	
4.5.1 LCD panel signal processing board	
4.5.2 Backlight inverter	
4.5.3 Positions of socket	
4.6 LUMINANCE CONTROLS.	
4.6.1 Luminance control methods	
4.6.2 Detail of PWM timing	
4.7 LVDS DATA TRANSMISSION MODE	
4.8. METHOD OF CONNECTION FOR LVDS TRANSMITTER	
4.9 DISPLAY COLORS AND INPUT DATA SIGNALS	
4.10 10-BIT LOOK UP TABLE FOR GAMMA ADJUSTMENT	
4.11 LUT SERIAL COMMUNICATION TIMINGS	
4.12 DISPLAY POSITIONS	25
4.13 INPUT SIGNAL TIMINGS FOR LCD PANEL SIGNAL PROCESSING BOARD	
4.13.1 Input signal specifications	26
4.13.2 Input signal timing chart	
4.14 OPTICS	28
4.14.1 Optical characteristics	28
4.14.2 Definition of contrast ratio.	
4.14.3 Definition of luminance uniformity	29
4.14.4 Definition of response times	
4.14.5 Definition of viewing angles	
5. RELIABILITY TESTS	30
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	
6.2 CAUTIONS	
6.3 ATTENTIONS	
6.3.1 Handling of the product	
6.3.2 Environment	
6.3.3 Characteristics	
6.3.4 Other	
7. OUTLINE DRAWINGS	33
DEVICION HIGTORY	2.4

1. OUTLINE

1.1 STRUCTURE AND PRINCIPLE

NL256204AC15-02 module is composed of the amorphous silicon thin film transistor liquid crystal display (a-Si TFT LCD) panel structure with driver LSIs for driving the TFT (Thin Film Transistor) array and a backlight.

The a-Si TFT LCD panel structure is injected liquid crystal material into a narrow gap between the TFT array glass substrate and a color-filter glass substrate.

Color (Red, Green, Blue) data signals from a host system (e.g. PC, signal generator, etc.) are modulated into best form for active matrix system by a signal processing board, and sent to the driver LSIs which drive the individual TFT arrays.

The TFT array as an electro-optical switch regulates the amount of transmitted light from the backlight assembly, when it is controlled by data signals. Color images are created by regulating the amount of transmitted light through the TFT array of red, green and blue dots.

1.2 APPLICATIONS

- EWS monitors
- Monitors for CAD system

1.3 FEATURES


- Ultra-wide viewing angle (with lateral electric field)
- High resolution
- Low reflection
- LVDS interface
- Selectable 3 types of LVDS data bit mapping mode
- Selectable 2 types of LVDS data transmission mode
- Adjustable Gamma characteristics by 10-bit look up table
- High luminance
- Small foot print
- Incorporated direct type backlight
- Replaceable backlight unit
- Replaceable inverter

NL256204AC15-02

2. GENERAL SPECIFICATIONS

. GENERAL SI ECIFICAT.	10115	
Display area	399.36 (W) × 319.49 (H) mm (typ.)	
Diagonal size of display	51 cm (20.1 inches)	
Drive system	a-Si TFT active matrix	
Display color	16,777,216 colors	
Pixel	2560 (H) × 2048 (V) pixels	
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe	
Dot pitch	$0.052 \text{ (W)} \times 0.156 \text{ (H)} \text{ mm}$	
Pixel pitch	$0.156 \text{ (W)} \times 0.156 \text{ (H)} \text{ mm}$	
Module size	$423.4 \text{ (W)} \times 343.5 \text{ (H)} \times 43.5 \text{ (D)} \text{ mm (typ.)}$	
Weight	2440 g (typ.)	2
Contrast ratio	450:1 (typ.)	
Viewing angle	At the contrast ratio 10:1 • Horizontal: Right side 85° (typ.), Left side 85° (typ.) • Vertical: Up side 85° (typ.), Down side 85° (typ.)	
Designed viewing direction	Viewing angle with optimum grayscale (γ =2.2): normal axis	
Polarizer surface	Antiglare	
Polarizer pencil-hardness	2H (min.) [by JIS K5400]	
Color gamut	At LCD panel center 72 % (typ.) [against NTSC color space]	
Response time	Ton (black 10%→ white 90%) TBD ms (typ.)	2
Luminance	220 cd/m ² (typ.)	
Signal system	4 ports LVDS interface (Equivalent of THC63LV824×2pcs, THine Electronics, Inc.) RGB 8-bit signals, Data enable signal (DE), Dot clock (CLK)	
Power supply voltage	LCD panel signal processing board: 12.0V Backlight inverter: 12.0V	
Backlight	Direct light type: 12 cold cathode fluorescent lamps with an inverter Replaceable parts Backlight unit: Type No.: TBD Inverter: Type No.: 201PW121	2
Power consumption	At checkered flag pattern and maximum luminance 49.2 W (typ.)	

3. BLOCK DIAGRAM



Note1: Connections between GND (Signal ground), FG (Frame ground) and GNDB (Backlight inverter ground) in the LCD module

GND - FG	Not connected
GND - GNDB	Not connected
FG - GNDB	Not connected

Note2: GND, FG and GNDB should be connected together in customer equipment.

4. DETAILED SPECIFICATIONS

4.1 MECHANICAL SPECIFICATIONS

Parameter	Specification		Unit
Module size	$423.4 \pm 1.0 \text{ (W)} \times 343.5 \pm 1.0 \text{ (H)} \times 43.5 \pm 1.0 \text{ (D)}$	Note1	mm
Display area	399.36 (W) × 319.488 (H)	Note1	mm
Weight	2440 (typ.), 2600 (max.)		g

Note1: See "7. OUTLINE DRAWINGS".

4.2 ABSOLUTE MAXIMUM RATINGS

Parameter			Symbol	Rating	Unit	Remarks		
			LCD panel signal processing board	VDD	-0.3 to +15.0	V	Ta = 25°C	
rowei si	uppry voltage		Backlight inverter	VDDB	-0.3 to +15.0	V	1a – 23 C	
			Display signals Note1	VD	-0.3 to +3.6	V		
	LCD panel s		Function signal 1 Note2	VF1	-0.3 to +3.9	V	$Ta = 25^{\circ}C$ $VDD=12.0V$	
Input voltage for signals			Function signal 2 Note3	VF2	-0.3 to +3.9	V		
ioi signais			BRTI signal	VBI	-0.3 to +1.5	V		
	D111.14.15		BRTP signal	VBP	-0.3 to +5.5	V	Ta = 25°C	
	Backlight in	verter	BRTC signal	VBC	-0.3 to +5.5	V	VDDB = 12.0V	
			PWSEL signal	VPSL	-0.3 to +5.5	V		
	Storage to	emperat	ure	Tst	-20 to +60	°C	-	
Operating te	mnerature		Front surface	TopF	0 to +55	°C	Note4	
Operating to	imperature		Rear surface	TopR	0 to +55	°C	Note5	
	,				≤ 95	%	Ta ≤ 40°C	
Relative humidity Note6			RH	≤ 85	%	40 < Ta ≤ 50°C		
					≤ 70	%	50 < Ta ≤ 55°C	
Absolute humidity Note6				АН	≤ 73 Note7	g/m³	Ta > 55°C	

Note1: Display signals are DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-, CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/- and CKD+/-.

Note2: Function signal 1 is MOD0, MOD1, BSEL0 and BSEL1.

Note3: Function signal 2 is CSR, CSL, SCLK and SDAT

Note4: Measured at center of LCD panel surface (including self-heat)

Note5: Measured at center of LCD module's rear shield surface (including self-heat)

Note6: No condensation

Note7: $Ta = 55^{\circ}C$, RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 Driving for LCD panel signal processing board

 $(Ta = 25^{\circ}C)$

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
Power supply voltage		VDD	10.8	12.0	13.2	V	-
Power supply current		IDD	-	900 Note1	1800 Note2	mA	at VDD = 12.0V, Mode 0 is selected.
Differential input threshold voltage for	Low	VTL	-100	-	-	mV	at VCM= 1.2V
Display signals	High	VTH	-	-	+100	mV	Note3
Terminating resister		RT	-	100	-	Ω	-
Input voltage for Function signal 1	Low	VFL1	0	-	0.8	V	MOD0,MOD1, BSEL0,BSEL1
Input current for Function signal 1	Low	IFL1	-10	1	10	μΑ	Note4
Input voltage for Function	Low	VFL2	0	-	0.8	V	CSR, CSL, SCLK, SDAT
signal 2	High	VFH2	2.0	-	3.6	V	Note5

Note1: Checkered flag pattern [by EIAJ ED-2522]

Note2: 4H1V (170/255 grayscale)

Note3: Common mode voltage for LVDS receiver

Note4: High must be Open.


Note5: LVTTL level

4.3.2 Driving for backlight inverter

 $(Ta = 25^{\circ}C)$

	Symbol	min.	typ.	max.	Unit	Remarks		
Power	supply voltage		VDDB	11.4	12.0	12.6	V	-
Power	Power supply current			-	3,200	4,000	mA	VDDB = 12.0V, at maximum luminance
	BRTI signa	ıl	VBI	0	-	1.0	V	
	DDTD aiomal	Low	VBPL	0	-	0.8	V	
	BRTP signal	High	VBPH	2.0	-	5.25	V	
Input voltage for signals	DDTC -i 1	Low	VBCL	0	-	0.8	V	
	BRTC signal	High	VBCH	2.0	-	5.25	V	
	PWSEL signal	Low	VPSLL	0	-	0.8	V	
		High	VPSLH	2.0	-	5.25	V	
	BRTI signa		IBI	-130	-	-	μА	_
	DDTD aire al	Low	IBPL	-1.6	-	-	mA	
	BRTP signal	High	IBPH	-	-	3.5	mA	
Input current for signals	DDTC gigmal	Low	IBCL	-610	-	-	μΑ	
	BRTC signal	High	IBCH	-	-	440	μΑ	
	PWSEL signal	Low	IPSLL	-610	-	-	μΑ	
	I WOLL SIGNAL	High	IPSLH	-	-	440	μΑ	

4.3.3 Backlight inverter current wave



Maximum luminance control: 100% Minimum luminance control: 20%

Luminance control frequency: 276Hz (typ.)

Note1: The power supply lines (VDDB and GNDB) occurs large ripple voltage (See "4.3.4 Power supply voltage ripple".) while luminance control. There is the possibility that the ripple voltage produces acoustic noise and signal wave noise in audio circuit and so on. Put a capacitor (5,000 to 6,000μF) between the power source lines (VDDB and GNDB) to reduce the noise, if the noise occurred in the circuit.

Note2: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See "4.6.2 Detail of PWM timing".

_

4.3.4 Power supply voltage ripple

This product works, even if the ripple voltage levels are beyond the permissible values as following the table, but there might be noise on the display image.

Parameter	Power supply voltage	Ripple voltage Note1 (Measure at input terminal of power supply)	Unit
VDD	12.0 V	≤ 100	mVp-p
VDDB	12.0 V	≤ 200	mVp-p

Note1: The permissible ripple voltage includes spike noise.

Example of the power supply connection




4.3.5 Fuses

Parameter		Fuse	Rating	Fusing current	Remarks	
1 arameter	Type Supplier		Kating	rusing current	Keiliaiks	
VDD	FHC20 502AD	KAMAYA ELECTRIC	5A	12.5A		
VDD	FHC20 302AD	Co., Ltd.	24V	12.JA		
VDDB	R451007	Littelfuse Inc.	7A	14A	Note1	
VDDB	K431007	Litterruse Inc.	63V	14A		

Note1: The power supply capacity should be more than the fusing current. If the power supply capacity is less than the fusing current, the fuse may not blow for a short time, and then nasty smell, smoking and so on may occur.

4.4 POWER SUPPLY VOLTAGE SEQUENCE

4.4.1 Sequence for LCD panel signal processing board



^{*} These signals should be measured at the terminal of 100Ω resistor.

Note1: In terms of voltage variation (voltage drop) while VDD rising edge is below 10.8V, a protection circuit may work, and then this product may not work.


Note2: Display and function signals must be Low or High-impedance, exclude the VALID period (See above sequence diagram), in order to avoid that internal circuits is damaged. If some of display and function signals of this product are cut while this product is working, even if the signal input to it once again, it might not work normally. If customer stops the display and function signals, they should be cut VDD.

> Display signals: DA0+/-, DA1+/-, DA2+/-, DA3+/-, CKA+/-, DB0+/-, DB1+/-, DB2+/-, DB3+/-, CKB+/-, DC0+/-, DC1+/-, DC2+/-, DC3+/-,

CKC+/-, DD0+/-, DD1+/-, DD2+/-, DD3+/- and CKD+/-

Function signals: MOD0, MOD1, BSEL0, BSEL1, CSR, CSL, SCLK and SDAT

4.4.2 Sequence for backlight inverter



Note1: These are the display signals for LCD panel signal processing board.

Note2: The backlight power supply voltage (VDDB) should be inputted within the valid period of display signals, in order to avoid unstable data display.

Note3: The tr should be less than 800ms when BRTC terminal [Socket: CN202, Pin No.: 4] (See "4.5.2 Backlight inverter".) is Open.

4.5 CONNECTIONS AND FUNCTIONS FOR INTERFACE PINS

4.5.1 LCD panel signal processing board

CN1 socket (LCD module side): FI-W41P-HF (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-W41S (Japan Aviation Electronics Industry Limited (JAE))

Pin	Symbol	Function	Description		
No.			*		
1	GND	Ground	-		
2	CSR	Chip Select R			
3	CSL	Chip Select L	LUT control signal		
4	SCLK	Serial Clock	LUT control signal		
5	SDAT	Serial Data			
6	MOD0	M . 1 1	LVDS transmission		
7	MOD1	Mode selection	mode select		
8	BSEL0	Bit mapping	LVDC1:		
9	BSEL1	selection	LVDS bit mapping selection		
10	TEST	Test terminal	This terminal must be open.		
11	GND	Ground	-		
12	DB3+	D: .1.1.4. D2	LVDS differential signal		
13	DB3-	Pixel data B3	Note1		
14	GND	Ground	-		
15	CKB+	D: .1 .11 D	LVDS differential signal		
16	CKB-	Pixel clock B	Note1		
17	GND	Ground	-		
18	DB2+	D: 1.1 / D2	LVDS differential signal		
19	DB2-	Pixel data B2	Note1		
20	GND	Ground	-		

Pin No.	Symbol	Function	Description
21	DB1+	Pixel data B1	LVDS differential signal
22	DB1-	1 ixei data Di	Note1
23	GND	Ground	-
24	DB0+	Pixel data B0	LVDS differential signal
25	DB0-	1 ixei data bo	Note1
26	GND	Ground	-
27	DA3+	Pixel data A3	LVDS differential signal
28	DA3-	rixei uata A3	Note1
29	GND	Ground	-
30	CKA+	Pixel clock A	LVDS differential signal
31	CKA-	I IXEI CIUCK A	Note1
32	GND	Ground	-
33	DA2+	Pixel data A2	LVDS differential signal
34	DA2-	1 IXEI uata AZ	Note1
35	GND	Ground	-
36	DA1+	Pixel data A1	LVDS differential signal
37	DA1-	I IACI uata A I	Note1
38	GND	Ground	-
39	DA0+	Pixel data A0	LVDS differential signal
40	DA0-	1 IACI Uata AU	Note1
41	GND	Ground	-

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

CN1: Figure of socket

41 39	 3 1	
40 38	 4 2	

CN2 socket (LCD module side): FI-W31P-HF (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: FI-W31S (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Function	Description					
1	GND	Ground	-					
2	DD3+	Pixel data D3	LVDS differential signal					
3	DD3-	Pixel data D3	Note1					
4	GND	Ground	-					
5	CKD+	Pixel clock D	LVDS differential signal					
6	CKD-	Pixel Clock D	Note1					
7	GND	Ground	-					
8	DD2+	Pixel data D2	LVDS differential signal					
9	DD2-	Pixel data D2	Note1					
10	GND	Ground	-					
11	DD1+	Pixel data D1	LVDS differential signal					
12	DD1-	I IXEI Uala DI	Note1					
13	GND	Ground	-					
14	DD0+	Pixel data D0	LVDS differential signal					
15	DD0-	i ixei uata D0	Note1					

Pin No.	Symbol	Function	Description
16	GND	Ground	-
17	DC3+-	Pixel data C3	LVDS differential signal
18	DC3-	Pixel data C3	Note1
19	GND	Ground	-
20	CKC+	Pixel clock C	LVDS differential signal
21	CKC-	r ixel clock C	Note1
22	GND	Ground	-
23	DC2+	Pixel data C2	LVDS differential signal
24	DC2-	rixei data C2	Note1
25	GND	Ground	-
26	DC1+	Pixel data C1	LVDS differential signal
27	DC1-	i ixei data Ci	Note1
28	GND	Ground	-
29	DC0+	Pixel data C0	L LVDS differential signal
30	DC0-	i ixei uata CU	Note1
31	GND	Ground	-

Note1: Twist pair wires with 100Ω (Characteristic impedance) should be connected between LCD panel signal processing board and LVDS transmitter.

CN2: Figure of socket

31 29	 3 1
30 28	 4 2

CN3 socket (LCD module side): IL-Z-8PL-SMTY (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-8S-S125C (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Function	Description
1	VDD		
2	VDD	Dower gupply	
3	VDD	Power supply	-
4	VDD		
5	GND		
6	GND	Ground	
7	GND	Ground	-
8	GND		

4.5.2 Backlight inverter

CN201 socket (LCD module side): DF3-8P-2H (HIROSE ELECTRIC Co,.Ltd.)
Adaptable plug: DF3-8S-2C (HIROSE ELECTRIC Co,.Ltd.)

Pin No.	Symbol	Function	Description
1	GNDB		
2	GNDB	Packlight ground	
3	GNDB	Backlight ground	-
4	GNDB		
5	VDDB		
6	VDDB	Dover comply	
7	VDDB	Power supply	-
8	VDDB		


CN202 socket (LCD module side): IL-Z-9PL1-SMTY (Japan Aviation Electronics Industry Limited (JAE))
Adaptable plug: IL-Z-9S-S125C3 (Japan Aviation Electronics Industry Limited (JAE))

Pin No.	Symbol	Function	Description
1	GNDB	Darldight amount	
2	GNDB	Backlight ground	-
3	N.C.	-	Keep the terminal open.
4	BRTC	Backlight ON/OFF control signal	High or Open: Backlight ON Low: Backlight OFF
5	BRTH	Luminance control signal	
6	BRTI	Luminance control by resistor method or voltage method	Note1
7	BRTP	PWM signal	
8	GNDB	Backlight ground	-
9	PWSEL	Selection of luminance control signal method	Note1, Note2

Note1: See "4.6.1 Luminance control methods".

Note2: PWSEL must not be High when VDDB is 0V or BRTC is Low.

4.5.3 Positions of socket



4.6 LUMINANCE CONTROLS

4.6.1 Luminance control methods

Method	Adjustment and luminance ra	tio PW	/SEL signal	BRTP signal	
Variable resistor control Note1	R • Luminance ratio Note3 Resistance Lumina 0 Ω 30% (N	m point of the also maximum nance. Carriance ratio finimum)	gh or Open	Open	
Voltage control Note1	0V 30% (N	RTI and BRTH			
Pulse width modulation Note1 Note2	0.2 30% (N	BRTP signal) is	Low	PWM signal	

Note1: In case of the resistor control method and the voltage control method, noises may appear on the display image depending on the input signals timing for LCD panel signal processing board.

Use PWM method, if interference noises appear on the display image!


Note2: In case BRTC signal is High or Open, the inverter will stop work when BRTP signal is fixed to Low. In this case, backlight will not turn on, even if BRTP signal is inputted again. This is not out of order. Backlight inverter will start to work when power is supplied again.

Note3: These data are the target values.


Note4: See "4.6.2 Detail of PWM timing".

4.6.2 Detail of PWM timing

- (1) Timing diagrams
 - Outline chart



• Detail of A part



(2) Each parameter

Parameter	Symbol	min.	typ.	max.	Unit	Remarks
Luminance control frequency	FL	185	-	325	Hz	Note1, Note2
Duty ratio	DL	0.2	-	1.0	-	Note1, Note3
Non signal period	tPWL	0	-	50	ms	Note4

Note1: Definition of parameters is as follows.

$$FL = \frac{1}{tPW} DL = \frac{tPWH}{tPW}$$

Note2: See the following formula for luminance control frequency.

Luminance control frequency = $tv \times (n+0.25)$ [or (n+0.75)]

$$n = 1, 2, 3 \cdot \cdot \cdot \cdot$$

tv: See "4.13.1 Input signal specifications".


The interference noise of luminance control frequency and input signal frequency for LCD panel signal processing board may appear on a display. Set up luminance control frequency so that the interference noise does not appear!

Note3: See "4.6.1 Luminance control methods".

Note4: If tPWN is more than 50ms, the backlight will be turned off by a protection circuit for inverter.

4.7 LVDS DATA TRANSMISSION MODE

Transmission mode of LVDS data is selectable with MOD0 and MOD1 terminal.



Note1: High must be Open.



4.8. METHOD OF CONNECTION FOR LVDS TRANSMITTER

LVDS data bit mapping mode is selectable with BSEL0 and BSEL1 terminal.

		Bit mapping	ţ	Tı	ransmitter Pin Assign]			
		L[1:0] N	ote1	Single type	Dual type		Output			CN1
	[H:H] [L:L]	[H:L]	[L:H]	LVDS Tx	THine THC63LVD823	NS DS90C387	Connector		Pin No.	Signal name
	R2	R7	R0	TA0	R12	R10				
1	R3	R6	R1	TA1	R13	R11	1			
	R4	R5	R2	TA2	R14	R12	ATA-	\rightarrow	40	DA0-
	R5	R4	R3	TA3	R15	R13	ATA+	\rightarrow	39	DA0+
	R6	R3	R4	TA4	R16	R14				
	R7	R2	R5	TA5	R17	R15				
	G2	G7	G0	TA6	G12	G10				
	G3	G6	G1	TB0	G13	G11				
	G4	G5	G2	TB1	G14	G12	ATD			
	G5	G4	G3	TB2	G15	G13	ATB- ATB+	\rightarrow	37	DA1-
	G6	G3	G4	TB3	G16	G14	, and	\rightarrow	36	DA1+
	G7	G2	G5	TB4	G17	G15	4			
	B2	B7	B0	TB5	B12	B10	4			
Pixel data	B3	B6	B1	TB6	B13	B11				
A A	B4 B5	B5 B4	B2 B3	TC0 TC1	B14 B15	B12 B13	1		-	1
]	B6	B3	B4	TC2	B16	B14	ATC-	\rightarrow	34	DA2-
]	B7	B2	B5	TC3	B17	B15	ATC+	\rightarrow \rightarrow	33	DA2+
[Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1	_		171121
]	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	1			1
1	DE	DE	DE	TC6	DE	DE	1			
	R0	R1	R6	TD0	R10	R16				
	R1	R0	R7	TD1	R11	R17	1			
1	G0	G1	G6	TD2	G10	G16	ATD-	\rightarrow	28	DA3-
	G1	G0	G7	TD3	G11	G17	ATD+	\rightarrow	27	DA3+
	В0	B1	В6	TD4	B10	B16				
	B1	В0	В7	TD5	B11	B17				
	N.C.	N.C.	N.C.	TD6	-	-				
	CLK	CLK	CLK	CLK	CLK	CLK	ATCLK- ATCLK+	\rightarrow \rightarrow	31	CKA- CKA+
	R2	R7	R0	TA0	R22	R20				
	R3	R6	R1	TA1	R23	R21]			
	R4	R5	R2	TA2	R24	R22	BTA-	\rightarrow	25	DB0-
	R5	R4	R3	TA3	R25	R23	BTA+	\rightarrow	24	DB0+
	R6	R3	R4	TA4	R26	R24				
	R7	R2	R5	TA5	R27	R25	1			
	G2	G7	G0	TA6	G22	G20				
	G3	G6	G1	TB0	G23	G21	4			
]	G4	G5	G2	TB1	G24	G22	BTB-		- 22	DD1
	G5	G4	G3	TB2	G25	G23	BTB+	\rightarrow	22	DB1-
]	G6 G7	G3 G2	G4 G5	TB3 TB4	G26 G27	G24 G25	1	\rightarrow	21	DB1+
]	B2	B7	B0	TB5	B22	B20	-			1
]	B2 B3	B6	B0 B1	TB6	B23	B21	1			
Pixel data	B4	B5	B2	TC0	B24	B22				1
B Pixel data	B5	B4	B3	TC1	B25	B23	1			1
[B6	B3	B4	TC2	B26	B24	BTC-	\rightarrow	19	DB2-
[B7	B2	B5	TC3	B27	B25	BTC+	\rightarrow	18	DB2+
[Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC]			
	DE	DE	DE	TC6	DE	DE				
	R0	R1	R6	TD0	R20	R26				
	R1	R0	R7	TD1	R21	R27	p.me			
	G0	G1	G6	TD2	G20	G26	BTD- BTD+	\rightarrow	13	DB3-
	G1	G0	G7	TD3	G21	G27	דעום -	\rightarrow	12	DB3+
	В0	B1	В6	TD4	B20	B26			ļ	
	B1	B0	B7	TD5	B21	B27	4		ļ	
	N.C.	N.C.	N.C.	TD6	-	-	DE		16	CIVE
	CLK	CLK	CLK	CLK	CLK	CLK	BTCLK- BTCLK+	$\overset{\rightarrow}{\rightarrow}$	16 15	CKB- CKB+

Note1: High must be Open.

	BSF	L[1:0] N	ote1		Dual type LVDS TX		1			CN2
	[H:H]			Single type	THine	NS	Output		D' M	
	[L:L]	[H:L]	[L:H]	LVDS Tx	THC63LVD823	DS90C387	Connector		Pin No.	Signal name
	R2	R7	R0	TA0	R12	R10	1			
	R3	R6	R1	TA1	R13	R11	CT.			
	R4	R5	R2	TA2	R14	R12	CTA- CTA+	\rightarrow	30	DC0-
	R5	R4	R3	TA3	R15	R13	CIA	\rightarrow	29	DC0+
	R6	R3	R4	TA4	R16	R14				
	R7	R2	R5	TA5	R17	R15	4			
	G2	G7	G0	TA6	G12	G10				
	G3	G6	G1	TB0	G13	G11	4			
	G4	G5	G2	TB1	G14	G12	CTB-		27	DCI
	G5	G4	G3	TB2	G15	G13	CTB+	\rightarrow	27	DC1-
	G6	G3 G2	G4 G5	TB3 TB4	G16 G17	G14 G15	-	\rightarrow	26	DC1+
	G7 B2	B7	B0	TB5	B12	B10	1			
	B3	B6	B1	TB6	B13	B11	1			
Dival data	B4	B5	B2	TC0	B13	B12				
Pixel data C	B5	B4	B3	TC1	B15	B13	1			
	B6	B3	B4	TC2	B16	B14	CTC-	\rightarrow	24	DC2-
	B7	B2	B5	TC3	B17	B15	CTC+	\rightarrow	23	DC2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1			302
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	1			
	DE	DE	DE	TC6	DE	DE	1			
	R0	R1	R6	TD0	R10	R16				
	R1	R0	R7	TD1	R11	R17	1			
	G0	G1	G6	TD2	G10	G16	CTD-	\rightarrow	18	DC3-
	G1	G0	G7	TD3	G11	G17	CTD+	\rightarrow	17	DC3+
	В0	B1	В6	TD4	B10	B16				
	B1	В0	В7	TD5	B11	B17	<u> </u>			
	N.C.	N.C.	N.C.	TD6	-	-				
	CLK	CLK	CLK	CLK	CLK	CLK	CTCLK- CTCLK+	\rightarrow \rightarrow	21 20	CKC-
	R2	R7	R0	TA0	R22	R20		ĺ		
	R3	R6	R1	TA1	R23	R21]			
	R4	R5	R2	TA2	R24	R22	DTA-	\rightarrow	15	DD0-
	R5	R4	R3	TA3	R25	R23	DTA+	\rightarrow	14	DD0+
	R6	R3	R4	TA4	R26	R24	1			
	R7	R2	R5	TA5	R27	R25	1			
	G2	G7	G0	TA6	G22	G20				
	G3	G6	G1	TB0	G23	G21	4			
	G4	G5	G2	TB1	G24	G22	DTB-		10	DD:
	G5	G4	G3	TB2	G25	G23	DTB+	\rightarrow	12	DD1-
	G6	G3	G4	TB3	G26	G24	4	\rightarrow	11	DD1+
	G7 B2	G2 B7	G5 B0	TB4 TB5	G27 B22	G25 B20	-			
	B2 B3	B6	B0 B1	TB6	B23	B20 B21	1		-	
Div1 J	B3 B4	B6 B5	B1 B2	TC0	B23 B24	B21			 	
Pixel data D	B5	B4	B3	TC1	B25	B23	1			
	B6	B3	B4	TC2	B26	B24	DTC-	\rightarrow	9	DD2-
	B7	B2	B5	TC3	B27	B25	DTC+	\rightarrow	8	DD2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	1	ĺ .		
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	1			
	DE	DE	DE	TC6	DE	DE	1			
	R0	R1	R6	TD0	R20	R26				
	R1	R0	R7	TD1	R21	R27] [
	G0	G1	G6	TD2	G20	G26	DTD-	\rightarrow	3	DD3-
	G1	G0	G7	TD3	G21	G27	DTD+	\rightarrow	2	DD3+
	В0	B1	В6	TD4	B20	B26	<u> </u>			
	B1	В0	В7	TD5	B21	B27	.			
	N.C.	N.C.	N.C.	TD6	-	-				
	CLK	CLK	CLK	CLK	CLK	CLK	DTCLK- DTCLK+	\rightarrow \rightarrow	5	CKD- CKD+
				i e	ı		U	· ′		

Note1: High must be Open.

4.9 DISPLAY COLORS AND INPUT DATA SIGNALS

This product can display in equivalent to 16,777,216 colors in 256 scale. Also the relation between display colors and input data signals is as the following table.

		Data signal (0:							0: Low level, 1: High level)																
		RA	7 RA	6 RA	5 RA	4 RA3	RA2	RA1	RA0	GA	7 GA	.6 GA	5 GA	4 GA	3 GA	2 GA	1 GA0	BA	7 BA	6 BA	5 BA	4 BA3	BA2	BA1	BA0
Displa	y colors	RB	7 RB	6 RB:	RB4	4 RB3	RB2	RB1	RB0	GB7 GB6 GB5 GB4 GB3 GB2 GB1 GB0					BB7 BB6 BB5 BB4 BB3 BB2 BB1 BB0										
		RC	7 RC	6 RC	5 RC	4 RC3	RC2	RC1	RC0	GC7 GC6 GC5 GC4 GC3 GC2 GC1 GC0					BC7 BC6 BC5 BC4 BC3 BC2 BB1 BB0										
		RD	7 RD	6 RD	5 RD4	4 RD3	RD2	RD1	RD0	GD	7 GD	6 GD	5 GD	4 GD	3 GD	2 GD	1 GD0	BD	7 BD	6 BD:	5 BD4	4 BD3	BD2	BD1	BD0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Basic	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
colors	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	1	:								:								:							
grayscale	\downarrow	:								:								:							
	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Green	1	:								:								:							
grayscale	\downarrow	:								:								:							
	bright	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	1	:								:								:							
grayscale	\downarrow	:								:								:							
	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

4.10 10-BIT LOOK UP TABLE FOR GAMMA ADJUSTMENT

Adjustment of gamma characteristics by using built-in 10-bit LUT (look up table) is possible. Gamma characteristics of each RGB color can be adjusted by using Command (See following tables.).

Table1: Serial data Composition

DATA	DATA name	Function	Remarks
D31	CMD5	Control Command	
D30	CMD4	Control Command	
D29	CMD3	Control Command	See table2.
D28	CMD2	Control Command	See table2.
D27	CMD1	Control Command	
D26	CMD0	Control Command	
D25	ADD9	LUT Address (MSB)	
D24	ADD8	LUT Address	
D23	ADD7	LUT Address	
D22	ADD6	LUT Address	
D21	ADD5	LUT Address	See table3.
D20	ADD4	LUT Address	See tables.
D19	ADD3	LUT Address	
D18	ADD2	LUT Address	
D17	ADD1	LUT Address	
D16	ADD0	LUT Address (LSB)	
D15	Dummy	Dummy Data "0"	
D14	Dummy	Dummy Data "0"	
D13	Dummy	Dummy Data "0"	
D12	Dummy	Dummy Data "0"	
D11	Dummy	Dummy Data "0"	
D10	Dummy	Dummy Data "0"	
D9	DATA9	LUT Data (MSB)	
D8	DATA8	LUT Data	See table4.
D7	DATA7	LUT Data	See table4.
D6	DATA6	LUT Data	
D5	DATA5	LUT Data	
D4	DATA4	LUT Data	
D3	DATA3	LUT Data	
D2	DATA2	LUT Data	
D1	DATA1	LUT Data	
D0	DATA0	LUT Data (LSB)	

Table2: Command table (CMD5 to CMD0: 6bit)

DATA name	Parameter	Remarks
CMD5	Must be set "1" for normal operation.	-
CMD4	Must be set "1" for normal operation.	-
CMD3	"1": Word write "0": Sequential write	-
CMD2	Must be set "1" for normal operation.	-
CMD1	"1": Single sub pixel data write "0": Three sub pixel data write	"1": Use ADD9, ADD8 "0": Not use ADD9, ADD8
CMD0	Must be set "0" for normal operation.	-

Table3: Address table (ADD9 to ADD0: 10bit)

DATA name	Parameter	Remarks
ADD9	Sub pixel Select	
	ADD9:8=	
	0:0 Red	
ADD8	0:1 Green	-
	1:0 Blue	
	1:1 Command	
ADD7		
ADD6		
ADD5	LUT Address (-Innut Data)	
ADD4	LUT Address (=Input Data) 256 address	If ADD9:8 = 1:1,
ADD3	00h – FFh	must be set ADD7: $0 = 00$ h.
ADD2	0011 - FF11	
ADD1		
ADD0		

Table4: Data table (DATA15 to DATA0: 16bit)


DATA	DATA name	Parameter	Remarks
D15	Dummy		
D14	Dummy		
D13	Dummy	Dummy Data	
D12	Dummy	Must be set "0"	-
D11	Dummy		
D10	Dummy		
D9	DATA9		
D8	DATA8		
D7	DATA7		
D6	DATA6		Set ADD9:0=300h
D5	DATA5	10bit LUT Data	DATA9:0=000h : Disable LUT (default)
D4	DATA4	000h – 3FFh	DATA9:0=000ll : Disable LUT
D3	DATA3		DATA7.0-00111 . Eligote EU I
D2	DATA2		
D1	DATA1		
D0	DATA0		

Note1: When writing the LUT control signal, a noise may appear on the display. In order to prevent the noise appearing on the display, following measures should be performed.

- (1) The LUT data should be rewritten during invalid period of pixel data (See "4.13 INPUT SIGNAL TIMINGS FOR LCD PANEL SIGNAL PROCESSING BOARD".).
- (2) The LUT data should be rewritten when the LUT data is invalid state. (Table3: DATA9:0= 000h: Disable LUT)

4.11 LUT SERIAL COMMUNICATION TIMINGS

Write timing



Word write mode




Sequential write mode



Parameter	Symbol	min.	max.	Unit	Remarks
CLK pulse width	Twck	50	-	ns	CNTCLK
CLK frequency	Fclk	-	5	MHz	CNICLK
DATA,CS set up time	Tdst	50	-	ns	CNTDAT CC
DATA,CS hold time	Tdhl	50	-	ns	CNTDAT,CS

SERIAL COMMUNICATION WAVEFORM



NL256204AC15-02

4.12 DISPLAY POSITIONS

The following table is the coordinates per pixel.

C(0, 0)	C(1, 0)	• • •	C(X, 0)	• • •	C(2558, 0)	C(2559, 0)
C(0, 1)	C(1, 1)	•••	C(X, 1)	•••	C(2558, 1)	C(2559, 1)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	• • •
•	•	•	•	•	•	•
C(0, Y)	C(1, Y)	•••	C(X, Y)	•••	C(2558, Y)	C(2559, Y)
•	•	•	•	•	•	•
•	•	• • •	•	• • •	•	•
•	•	•	•	•	•	•
C(0, 2046)	C(1, 2046)	•••	C(X, 2046)	•••	C(2558, 2046)	C(2559, 2046)
C(0, 2047)	C(1, 2047)	•••	C(X, 2047)	• • •	C(2558, 2047)	C(2559, 2047)

4.13 INPUT SIGNAL TIMINGS FOR LCD PANEL SIGNAL PROCESSING BOARD

4.13.1 Input signal specifications

Parameter		Symbol	min.	typ.	max.	Unit	Remarks
CLV	Frequency	1/ tc	80.0	83.26 12.01	85.0	MHz ns	-
CLK	Duty	tcl / tc		NI. 4 - 1			-
	Rise, fall terf Note1			ns	-		
Hsync	Period	th	7.72 660	8.071 672	- 690		typ.= 123.9kHz Note3
	Display period	thd	640			CLK	-
	Blank	thb	20	32	50	CLK	-
Vsync	Period	tv	2053	16.667 2064	-	ms H	typ.= 60.0Hz
, 5,110	Display period	tvd	2048		Н	-	
	Blank	tvb	5	16	-	Н	-
	CLK-DE set-up	tdes				ns	-
DE	CLK-DE hold	tdeh	Note1			ns	-
	Raise, fall	tderf				ns	-
	CLK-DATA set-up	tds		•		ns	-
DATA	CLK-DATA hold	tdh		Note1		ns	-
	Rise, fall	tdrf	1			ns	-

Note1: Timing specifications are defined by the input signals of LVDS transmitter.


Note2: Both of "time" and "CLK number" of the "th" must keep the Minimum value of specification.

Note3: "th" (CLK number) should be fixed to "16n+k" (n= natural number: 1,2,3..., k=0, 2, 4 or 6). In case "th" is not the specified value, it may cause display deterioration.

e.g.: "th" (CLK number)

At Vsync frequency= 60.0Hz typ.: 660, 662, 672, 674, 676, 678, 688, 690 At Vsync frequency= 50.0Hz typ.: 672, 674, 676, 678, 688, 690, 692, 694 2

4.13.2 Input signal timing chart



4.14 OPTICS


4.14.1 Optical characteristics

Parameter Note1		Condition	Symbol	min.	typ.	max.	Unit	Remarks
Luminance		White at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	L	TBD	220	1	cd/m ²	-
Contrast ratio		White/Black at center $\theta R = 0^{\circ}$, $\theta L = 0^{\circ}$, $\theta U = 0^{\circ}$, $\theta D = 0^{\circ}$	CR	TBD	450	ı	ı	Note2
Luminance uniformity		-	LU	-	1.1	1.3	-	Note3
White		x coordinate	Wx	-	0.313	-	-	
	white	y coordinate	Wy	-	0.329	ı	-	
	Red	x coordinate	Rx	-	TBD	•	-	
Chromaticity		y coordinate	Ry	-	TBD	•	-	
Cinomaticity		x coordinate	Gx	-	TBD	-	-	Note4
		y coordinate	Gy	-	TBD	-	-	
		x coordinate	Bx	-	TBD	-	-	
	Diuc	y coordinate	Ву	-	TBD	-	-	
Color gamut		$\theta R = 0^{\circ}, \theta L = 0^{\circ}, \theta U = 0^{\circ}, \theta D = 0^{\circ}$ at center, against NTSC color space	С	60	72	-	%	
Response ti	ma	Black to White	Ton	-	TBD	TBD	ms	Note5
Kesponse ti	ine	White to Black	Toff	-	TBD	TBD	ms	Note6
	Right	$\theta U = 0^{\circ}, \ \theta D = 0^{\circ}, \ CR = 10$	θR	70	85	-	0	
Viewing angle	Left	$\theta U = 0^{\circ}, \theta D = 0^{\circ}, CR = 10$	θL	70	85	-	0	Note7
viewing angle	Up	$\theta R = 0^{\circ}, \theta L = 0^{\circ}, CR = 10$	θU	70	85	ı	0	Note7
	Down	$\theta R = 0^{\circ}, \theta L = 0^{\circ}, CR = 10$	θD	70	85	-	0	

Note1: Measurement conditions are as follows.

Ta = 25°C, VDD = 12V, VDDB=12V, Display mode: QSXGA, Horizontal cycle = 123.9kHz, Vertical cycle = 60.0Hz

Optical characteristics are measured at luminance saturation after 20minutes from working the product, in the dark room. Also measurement method for luminance is as follows.



Note2: See "4.14.2 Definition of contrast ratio".

Note3: See "4.14.3 Definition of luminance uniformity".

Note4: These coordinates are found on CIE 1931 chromaticity diagram.

Note5: Product surface temperature: TopF = TBD°C

Note6: See "4.14.4 Definition of response times".

Note7: See "4.14.5 Definition of viewing angles".

4.14.2 Definition of contrast ratio


The contrast ratio is calculated by using the following formula.

4.14.3 Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.


Luminance uniformity (LU) =
$$\frac{\text{Maximum luminance from } \textcircled{1} \text{ to } \textcircled{5}}{\text{Minimum luminance from } \textcircled{2} \text{ to } \textcircled{5}}$$

The luminance is measured at near the 5 points shown below.




4.14.4 Definition of response times

Response time is measured, the luminance changes from "black" to "white", or "white" to "black" on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).



4.14.5 Definition of viewing angles




5. RELIABILITY TESTS

Test item		Condition	Judgment Note1
High temperature ar (Operation		① 60 ± 2°C, RH = 60%, 240hours ② Display data is white.	
Heat cycle (Operation)		① 0 ± 3°C1hour 55 ± 3°C1hour ② 50cycles, 4hours/cycle ③ Display data is white.	No display malfunctions
Thermal shock (Non operation)		 ① -20 ± 3°C30minutes 60 ± 3°C30minutes ② 100cycles, 1hour/cycle ③ Temperature transition time is within 5 minutes. 	
Vibration (Non operation)		① 5 to 100Hz, 11.76m/s² ② 1 minute/cycle ③ X, Y, Z direction ④ 10 times each directions	No display malfunctions No physical damages
Mechanical shock (Non operation)		① 294m/ s², 11ms ② X, Y, Z direction ③ 3 times each directions	
ESD (Operation)		 ① 150pF, 150Ω, ±10kV ② 9 places on a panel surface Note2 ③ 10 times each places at 1 sec interval 	
Dust (Operation	n)	 ① Sample dust: No.15 (by JIS-Z8901) ② 15 seconds stir ③ 8 times repeat at 1 hour interval 	No display malfunctions
Lawaragawa	operation	① 53.3 kPa ② 0°C±3°C24 hours ③ +55°C±3°C24 hours	No display malfunctions
Low pressure	non- operation	① 15 kPa ② -20°C±3°C24 hours ③+60°C±3°C24 hours	

Note1: Display and appearance are checked under environmental conditions equivalent to the inspection conditions of defect specification.

Note2: See the following figure for discharge points



6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS" and "6.3 ATTENTIONS", after understanding this contents!



This sign has the meaning that customer will be injured by himself or the product will sustain a damage, if customer has wrong operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

6.2 CAUTIONS



* Do not touch HIGH VOLTAGE PART of the inverter while turn on. Customer will be in danger of an electric shock.



- * Do not touch the working backlight and IC. Customer will be in danger of burn injury.
- * Do not shock and press the LCD panel and the backlight! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s^2 and to be not greater 11ms, Pressure: To be not greater 19.6N)



6.3.1 Handling of the product

- ① Take hold of both ends without touch the circuit board cover when customer pulls out products (LCD modules) from inner packing box. If customer touches it, products may be broken down or out of adjustment, because of stress to mounting parts.
- ② Do not hook cables nor pull connection cables such as lamp cable and so on, for fear of damage.
- 3 If customer puts down the product temporarily, the product puts on flat subsoil as a display side turns down.
- ① Take the measures of electrostatic discharge such as earth band, ionic shower and so on, when customer deals with the product, because products may be damaged by electrostatic.
- ⑤ The torque for mounting screws must never exceed 0.294N·m. Higher torque values might result in distortion of the bezel.
- © The product must be installed using mounting holes without undue stress such as bends or twist (See outline drawings). And do not add undue stress to any portion (such as bezel flat area) except mounting hole portion.
 - Bends or twist described above and undue stress to any portion except mounting hole portion may cause display un-uniformity.
- ② Do not press or rub on the sensitive display surface. If customer clean on the panel surface, NEC Corporation recommends using the cloth with ethanolic liquid such as screen cleaner for LCD.
- ® Do not push-pull the interface connectors while the product is working, because wrong power sequence may break down the product.

NL256204AC15-02

 Do not bend or unbend the lamp cable at the near part of the lamp holding rubber, to avoid the damage for high voltage side of the lamp. This damage may cause a lamp breaking and abnormal operation of high voltage circuit.

6.3.2 Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in antistatic pouch in room temperature, because of avoidance for dusts and sunlight, if customer stores the product.
- ② In order to prevent dew condensation occurring by temperature difference, the product packing box must be opened after leave under the environment of an unpacking room temperature enough. Because a situation of dew condensation occurring is changed by the environmental temperature and humidity, evaluate the leaving time sufficiently. (Recommendation leaving time: 6 hour or more with packing state)
- 3 Do not operate in high magnetic field. Circuit boards may be broken down by it.
- ① This product is not designed as radiation hardened.
- ⑤ Use an original protection sheet on the product surface (polarizer). Adhesive type protection sheet should be avoided, because it may change color or properties of the polarizer.

6.3.3 Characteristics

The following items are neither defects nor failures.


- ① Response time, luminance and color may be changed by ambient temperature.
- ② The LCD may be seemed luminance non-uniformity, flicker, vertical seam or small spot by display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- ① Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed by viewing angle because of the use of condenser sheet in the backlight.
- **©** Optical characteristics may be changed by input signal timings.
- The interference noise of input signal frequency for this product's signal processing board and luminance control frequency of customer's backlight inverter may appear on a display. Set up luminance control frequency of backlight inverter so that the interference noise does not appear.
- ® The product may be changed of luminance by voltage variation, even if power source applies recommended voltage to backlight inverter.

6.3.4 Other

- ① All GND, GNDB, VDD and VDDB terminals must be used without a non-connected line.
- ② Do not disassemble a product or adjust volume without permission of NEC Corporation.
- 3 See "REPLACEMENT MANUAL FOR BACKLIGHT UNIT", if customer would like to replace backlight.
- Pay attention not to insert waste materials inside of products, if customer uses screwnails.
- ⑤ Pack the product with original shipping package, because of avoidance of some damages during transportation, when customer returns it to NEC Corporation for repair and so on.
- ® Not only the module but also the equipment that used the module should be packed and transported as the module becomes vertical. Otherwise, there is the fear that a display dignity decreases by an impact or vibrations."

7. OUTLINE DRAWINGS

(Unit: mm)



REVISION HISTORY

The inside of latest specifications is revised to the clerical error and the major improvement of previous edition. Only a changed part such as functions, characteristic value and so on that may affect a design of customers, are described especially below.

	Prepared date		Revision contents	and signature																			
1st edition	Feb. 03, 2003	Revision contents New issue																					
		Signature of writ	t er Check	ed by	Prepared by																		
		T. ITO			R. KAWASHIMA																		
2nd edition	June 11, 2003	Revision contents																					
		P1 Type name is decided. NL256 P4 Features are revised. P5, P7 • Weight: → 2440 (typ.) P5, P28 • Response time: → TB. P5 • Inverter: → 201PW12 P7 Operating temperature - Rear P8 Power supply current: → 1800 P9 Backlight inverter current wav P11 Sequence for LCD panel sig P22 10-bit look up table for gam P23 Note1 is added. P26 Input signal specifications • Expression of table is revi: • Note3 is changed. P27 Input signal timing chart is a Detail of input signals timin P30 Reliability tests • Expression of table is revi: • Note1 is revised. P32 Precautions • Environment: ④ is added. P33 Outline drawings are revised.	n), 2600 (max.) D 11 surface: → 0 to +55 0 mA max. we is added. gnal processing boar ama adjustment: Exp sed. revised. g chart is deleted. sed.	d - Tr: \rightarrow 5ms <tr -<="" td=""><td>< 80ms</td></tr> <tr><td></td><td></td><td>Signature of writer</td><td></td><td></td><td></td></tr> <tr><td></td><td></td><td>Approved by</td><td>Checked by</td><td>Prepared by</td><td></td></tr> <tr><td></td><td></td><td>Tookihide Sto</td><td></td><td></td><td><i>1</i> -</td></tr>	< 80ms			Signature of writer						Approved by	Checked by	Prepared by				Tookihide Sto			<i>1</i> -
< 80ms																							
		Signature of writer																					
		Approved by	Checked by	Prepared by																			
		Tookihide Sto			<i>1</i> -																		