

Chunghwa Picture Tubes, Ltd. Technical Specification

To : Studio Technology Co.,Ltd

Date: 2006/03/14

CPT TFT-LCD
CLAA170EA07Q Y

ACCEPTED BY:		

APPROVED BY	CHECKED BY	PREPARED BY
	張友倫	Product Planning Management General Division

CHUNGHWA PICTUER TUBES, LTD.

1127 Hopin Rd., Padeh, Taoyuan, Taiwan 334, R.O.C. TEL: +886-3-3675151 FAX: +886-3-377-3001

Doc.No: CLAA170EA07Q_Y-STUDIO-Ver:1	Issue Date:	2006/03/14
-------------------------------------	--------------------	------------

v --

1.OVERVIEW

CLAA170EA07 is 17.0" color TFT-LCD (Thin Film Transistor Liquid Crystal Display) module composed of LCD panel, driver ICs, control circuit and backlight.By applying 8 bit digital data, 1280

×1024, 16.2M-color images are displayed on the 17.0" diagonal screen. Input power voltage is 5.0V for LCD driving. Inverter for backlight is not included in this module. General specification are summarized in the following table:

ITEM	SPECIFICATION
Display Area(mm)	337.920(H)x270.336(V) (17.0-inch diagonal)
Number of Pixels	1280(H)x1024(V)
Pixel Pitch(mm)	0.264(H)x0.264(V)
Color Pixel Arrangement	RGB vertical stripe
Display Mode	normally white, TN
Number of Colors	16.2M(6 Bit+FRC)
Brightness(cd/m^2)	300 cd/m ² (Typ.)(Center point, Lamp current=7.5 mA)
Viewing Angle	140/130(Typ.)
Surface Treatment	Anti-glare
Electrical Interface	LVDS, 2Ch
Total Module Power(W)	22.3 (Typ.)
Optimum Viewing Angle	6 o'clock
Module Size(mm)	358.5(W)x296.5(H)x17.5(D)
Module Weight(g)	2000(typ)
Backlight Unit	CCFL, 4 tables, edge-light(top*2/bottom*2)

2. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	MIN.	MAX.	UNIT	Remark	
Power Supply Voltage for LCD	VCC	0	6.5	V		
Lamp Voltage	VL	625	832	Vrms		
Lamp Current	IL	3	7.5	mArms	Note4,7	
Lamp Frequency	FL	40	80	kHz		
static electricity	VESD _t	-200	200	V	Note 5	
static electricity	VESD _C	-8000	8000	V	Note 5	
Operation Temperature	T_{op}	0	50	$^{\circ}\!\mathbb{C}$	Note1,2,3,6	
Storage Temperature	T_{stg}	-20	60	$^{\circ}\!\mathbb{C}$	Note1,2,3	
Delayed Discharge Time	TD		1	Sec	Note 8	

[Note 1] The relative temperature and humidity range are as below sketch, 90%RHMax.($Ta \le 40^{\circ}C$).

[Note 2]The maximum wet bulb temperature $\leq 39^{\circ}$ C (Ta> 40° C) and without dewing.

[Note 3]If you use the product in a environment which over the definition of temperature and humidity too long to effect the result of eye-atching.

[Note 4]The life time of the lamp is relate to the current of the lamp, so please accronding to the description of the "(b) backlight" on page 6.


[Note 5]Test Condition: IEC 1000-4-2,

VESDt: Contact discharge to input connector; VESD_C: Contact discharge to module [Note 6]If you operate the product in normal temperature range, the center surface of panel should be under 60° C.

[Note 7]When lamp current is out of the absolute maximum range, the life will fall rapidly or shown unusual sign.

IL min 2mA only for test only, but we can't guarantee the lifetime and performance

[Note 8]Delay lighting testing needs the volt above start volagte Vrms.Before the procedure tube needs typical lighting for 1 minute and stay in the temperature $25\pm2^{\circ}$ C for 24 hours and then testing in the same condition in dark room .



3. ELECTRICAL CHARACTERISTICS

(a)**TFT-LCD** Ta=25℃

							-
ITEM		SYMBOL	MIN	TYP	MAX	UNIT	Remark
Power Supply	Voltage for LCD	Vcc	4.5	5.0	5.5	V	Note1
Power Supply	Current for LCD	Icc	ı	700	950	mA	Note2
Permissive In	put Ripple Voltage	VRP	1	-	100	mVp-p	Vcc=5.0V
Differential in	npedance	Zm	90	100	110	Ω	
Logic input	gic input Common Mode Voltag		1.125	1.25	1.375	V	
Voltage LVDS:IN+	Differential Input Voltage	VID	250	350	450	mV	
, IN- Threshold Voltage(High)		VTH	-	-	100	mV	
	Threshold Voltage(Low)	VTL	-100	-	-	mV	Note3
I rush Cur	I rush Current				3	A	Note 4
Power cons	sumption	P		3.5	4.75	W	Note2


[Note 1] VCC-turn-on conditions:

 $t1 \leq 10 \text{ms}$ $1 \text{ sec} \leq t4$

 $0 < t2 \le 20 ms$ $200 ms \le t5$

 $0 < t3 \le 50 ms$ $200 ms \le t6$

 $0 < t4 \le 10 \text{ms}$




Data: RGB DATA, DCLK, DENA

VCC-dip conditions

1)When $3.6V \le Vcc(min) < 4.5V$: $td \le 10 \text{ ms}$


2)When Vcc < 3.6 V




VCC-dip conditions should also follow the VCC-turn-on conditions.

[Note 2] Typical current situation: 64 gray scale level,1280 line mode, VCC=5.0V, Fh=64Khz,Fv=60Hz, Fclk=54 MHz.

[Note 3] LVDS Signal definition:







$$VID = VIN_{+} - VIN_{-},$$

 $\triangle VCM = | VCM_{+} - VCM_{-} | ,$
 $\triangle VID = | VID_{+} - VID_{-} | ,$
 $VID_{+} = | VIH_{+} - VIH_{-} | ,$
 $VID_{-} = | VIL_{+} - VIL_{-} | ,$
 $VCM = (VIN_{+} + VIN_{-})/2,$
 $VCM_{+} = (VIH_{+} + VIH_{-})/2,$
 $VCM_{-} = (VIL_{+} + VIL_{-})/2,$

VIN₊= Positive differential DATA & CLK Input VIN₋ = Negative differential DATA & CLK Input

[Note4] Irush Measurement Condition





(b)Backlight

1. Electrical specification

|--|

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	REMARK
Lamp Voltage	VL	606	673.3	740.6	Vrms	IL=7.0mA Note 1
Lamp Current	IL	6.5	7	7.5	mArms	Note1
Interter Frequency	FL	45	50	65	kHz	Note2
Starting Lamp Waltaga	VC			1710	Vrms	Tb=0°C
Starting Lamp Voltage	VS			1490	Vrms	Ta=25°C

2. Life time


	IL at 3.0 mA	IL at 7.0 mA	IL at 7.5 mA	UNIT	REMARK
Lamp life Time	Min. 40,000	Min. 40,000	Min. 30,000	hr	Continuous Operation, Note 3
Rated time (turn on/off)		Min.100,000		time	Note 4

[Note] Measuring inverter Type: M063-4

If the waveform of light up-driving is asymmetric, the distribution of mercury inside the lamp tube will become unequally or will deplete the Ar gas in it. Then it may cause the abnormal phenomenon of lighting-up. Therefore, designers have to try their best to forfill the conditions under the inverter designing-stage as below:

• The degrees of unbalance : <10%

• The ratio of wave height : $<\sqrt{2}\pm10\%$




Ip: high side peak

I-p: low side peak

A: The degrees of unbalance = $| Ip - I - p | / Irms \times 100 (\%)$

B: The ratio of wave height = Ip (or I-p) / Irms

[Note 1] Lamp Current measurement method (The current meter is inserted in cold line)



[Note 2]

- 1.Frequency in this range can mala the characterisities of electric and optics maintain in +/- 10% except hue.
- 2.If the lamp frequency can be maintain in 50~60KHz, the better charactristics of the electrical and the optical can be presented.
- 3.If the operating frequency is 40~80 KHz, the life time and the reliability of the lamp will not be affect.
- 4.Lamp frequency of inverter may produce interference with horizontal synchronous frequency, and this may cause horizontal beat on the display. Therefore, please adjust lamp frequency, and keep inverter as far from module as possible or use electronic shielding between inverter and module to avoid the interference.
- [Note 3] Definition of the lamp life time: Luminance (L) under 50% of specification starting lamp voltage or starting lamp voltage is more than 130% of the initial value

[Note 4] The condition of Turn-on and Turn-off operation is as below:

- a. Lamp current is 7.0mA
- b. Frequency is 10 sec.(on)/10 sec.(off)
- c. Repeat it for 10 thousand times
- d. The result of eye-atching of the lamp hue is normal, and can switch the lamp.
- It should not have motion fail when starting lamp voltage is lower than 130% of the initial value
- [Note 5] It is necessary to consider the maximal value when design inverter, in order to asure lighting.

[Note 6] WL=IL x VL x 4 \circ (IL=7mA , Ta=25 $^{\circ}$ C)

4. INTERFACE PIN CONNECTION

(a) CN1(Data Signal and Power Supply)

Used connector: FI-XB30SSL-HF15(JAE) or equivalent

Pin No.	symbol	Function
1	RXO0-	minus signal of odd channel 0(LVDS)
2	RXO0+	plus signal of odd channel 0(LVDS)
3	RXO1-	minus signal of odd channel 1(LVDS)
4	RXO1+	plus signal of odd channel 1(LVDS)
5	RXO2-	minus signal of odd channel 2(LVDS)
6	RXO2+	plus signal of odd channel 2(LVDS)
7	GND	ground
8	RXOC-	minus signal of odd clock channel (LVDS)
9	RXOC+	plus signal of odd clock channel (LVDS)
10	RXO3-	minus signal of odd channel 3(LVDS)
11	RXO3+	plus signal of odd channel 3(LVDS)
12	RXE0-	minus signal of even channel 0(LVDS)
13	RXE0+	plus signal of even channel 0(LVDS)
14	GND	ground
15	RXE1-	minus signal of even channel 1(LVDS)
16	RXE1+	plus signal of even channel 1(LVDS)
17	GND	ground
18	RXE2-	minus signal of even channel 2(LVDS)
19	RXE2+	plus signal of even channel 2(LVDS)
20	RXEC-	minus signal of even clock channel (LVDS)
21	RXEC+	plus signal of even clock channel (LVDS)
22	RXE3-	minus signal of even channel 3(LVDS)
23	RXE3+	plus signal of even channel 3(LVDS)
24	GND	ground
25	NC	NC or ground
26	NC	Test pin
27	NC	NC or ground
28	VCC	Power supply input voltage(5.0 V)
29	VCC	Power supply input voltage(5.0 V)
30	VCC	Power supply input voltage(5.0 V)

(b) CN2,3,4,5(BACKLIGHT)
Backlight-side connector: BHR-02VS-1(JST)
Inverter-side connector: SM02(4.0)B-BHS-1-TB(JST)

Pin No.	Symbol	Function
1	CTH	Power for CCFL
2	CTL	Power return for CCFL

5. INTERFACE TIMING

(a)Timing Specifications

ITEM		SYMBOL	MIN	TYP	MAX	UNIT	
		Frequency	f_{CLK}	45	54	70	MHz
DCLK	Period	t_{CLK}	14.3	18.5	22.2	ns	
CD Timing DATA Enable	Horizontal Active Time	tHA	640	640	640	tCLK	
	Horizontal Blank Time	tHB	70	204	Ī	tCLK	
	Horizontal Total Time	tΗ	710	844	i	tCLK	
	Vertical Active Time	tVA	1024	1024	1024	tΗ	
	Vertical Blank Time	tVB	22	42	-	tΗ	
		Vertical Total Time	tV	1046	1066	-	tH
		Vertical Frame Rate	Fr	50	60	75	Hz

[Note]

- 1)DENA should always be positive polarity as shown in the timing specification.
- 2)CLK INshould appear during all blanking period,
- 3)Using LVDS IC


Receiver	Transmitter
DS90C384MTD(NS)	DS90C383MTD(NS)
SN75LVDS82(TI)	SN75LVDS83(TI)

5) Required signal assignment for flat link transmitter


19 D18 TTL Input (B1) 47 TxOUT0+ Positive LVDS differential data output	<u>/ -1</u>		<u></u>			·
2 D5 TTL Input (R7) 30 D26 TTL Input(DE) 3 D6 TTL Input (R5) 31 TxCLKIN TTL Level clock Input 4 D7 TTL Input (G0) 32 PWR DWN Power Down Input 5 GND Ground pin for TTL 33 PLL GND Ground pin for PLL 6 D8 TTL Input (G1) 34 PLL VCC Power Supply for PLL 7 D9 TTL Input (G2) 35 PLL GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G3) 39 TxCLKOUT+ Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT+ Positive LVDS differential clock 13 GND Ground pin for TTL 41 TxOUT2+ Positive LVDS differential data output 14 D14 TTL	Pin	Pin Name	Require Signal	Pin	Pin Name	Require Signal
3 D6 TTL Input (RS) 31 TxCLKIN TTL Level clock Input 4 D7 TTL Input (G0) 32 PWR DWN Power Down Input 5 GND Ground pin for TTL 33 PLL GND Ground pin for PLL 6 D8 TTL Input (G1) 34 PLL VCC Power Supply for PLL 7 D9 TTL Input (G6) 36 LVDS GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G3) 39 TxCLKOUT+ Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT- Negative LVDS differential clock 13 GND Ground pin for TTL 41 TxOUT2+ Positive LVDS differential data output 14 D14 TTL Input (G5) 42 TxOUT2+ Posgative LVDS differential data output 15	1	VCC	Power Supply for TTL Input	29	GND	Ground pin for TTL
4 D7 TTL Input (G0) 32 PWR DWN Power Down Input 5 GND Ground pin for TTL 33 PLL GND Ground pin for PLL 6 D8 TTL Input (G1) 34 PLL VCC Power Supply for PLL 7 D9 TTL Input (G2) 35 PLL GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G3) 39 TxCLKOUT+ Positive LVDS differential data output 11 D12 TTL Input (G3) 39 TxCLKOUT+ Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT+ Positive LVDS differential data output 14 D14 TTL Input (G5) 42 TxOUT2- Positive LVDS differential data output 15 D15 TTL Input (B0) 43 LVDS GND Ground pin for LVDS 16	2	D5	TTL Input (R7)	30	D26	TTL Input(DE)
5 GND Ground pin for TTL 33 PLL GND Ground pin for PLL 6 D8 TTL Input (G1) 34 PLL VCC Power Supply for PLL 7 D9 TTL Input (G2) 35 PLL GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G7) 38 TxOUT3- Negative LVDS differential data output 11 D12 TTL Input (G3) 39 TxCLKOUT- Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT- Positive LVDS differential clock 13 GND Ground pin for TTL 41 TxOUT2+ Positive LVDS differential data output 14 D14 TTL Input (G5) 42 TxOUT2- Negative LVDS differential data output 15 D15 TTL Input (B0) 43 LVDS GND Ground pin for LVDS	3	D6	TTL Input (R5)	31	TxCLKIN	TTL Level clock Input
6 D8 TTL Input (G1) 34 PLL VCC Power Supply for PLL 7 D9 TTL Input (G2) 35 PLL GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G3) 39 TxCLKOUT+ Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT- Negative LVDS differential clock 13 GND Ground pin for TTL 41 TxOUT2+ Positive LVDS differential data output 14 D14 TTL Input (G5) 42 TxOUT2- Negative LVDS differential data output 15 D15 TTL Input (B0) 43 LVDS GND Ground pin for LVDS 16 D16 TTL Input (B6) 44 LVDS VCC Power Supply for LVDS 17 VCC Power Supply for TTL Input (B7) 46 TxOUT1+ Positive LVDS differential data output	4	D7	TTL Input (G0)	32	PWR DWN	Power Down Input
7 D9 TTL Input (G2) 35 PLL GND Ground pin for PLL 8 D10 TTL Input (G6) 36 LVDS GND Ground pin for LVDS 9 VCC Power Supply for TTL Input 37 TxOUT3+ Positive LVDS differential data output 10 D11 TTL Input (G7) 38 TxOUT3- Negative LVDS differential data output 11 D12 TTL Input (G3) 39 TxCLKOUT- Positive LVDS differential clock 12 D13 TTL Input (G4) 40 TxCLKOUT- Negative LVDS differential clock 13 GND Ground pin for TTL 41 TxOUT2+ Positive LVDS differential data output 14 D14 TTL Input (B0) 43 LVDS GND Ground pin for LVDS 16 D16 TTL Input (B6) 44 LVDS VCC Power Supply for LVDS 17 VCC Power Supply for TTL Input 45 TxOUT1+ Positive LVDS differential data output 18 D17 TTL Input (B1) 47 TxOUT0+ Positive LVDS differential data	5	GND	Ground pin for TTL	33	PLL GND	Ground pin for PLL
8D10TTL Input (G6)36LVDS GNDGround pin for LVDS9VCCPower Supply for TTL Input37TxOUT3+Positive LVDS differential data output10D11TTL Input (G7)38TxOUT3-Negative LVDS differential data output11D12TTL Input (G3)39TxCLKOUT+Positive LVDS differential clock12D13TTL Input (G4)40TxCLKOUT-Negative LVDS differential clock13GNDGround pin for TTL41TxOUT2+Positive LDVS differential data output14D14TTL Input (G5)42TxOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B4)51D0TTL	6	D8	TTL Input (G1)	34	PLL VCC	Power Supply for PLL
9VCCPower Supply for TTL Input37TXOUT3+Positive LVDS differential data output10D11TTL Input (G7)38TXOUT3-Negative LVDS differential data output11D12TTL Input (G3)39TXCLKOUT+Positive LVDS differential clock12D13TTL Input (G4)40TXCLKOUT-Negative LVDS differential clock13GNDGround pin for TTL41TXOUT2+Positive LDVS differential data output14D14TTL Input (G5)42TXOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TXOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TXOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TXOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TXOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B4)51D0TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B4)51D0TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin f	7	D9	TTL Input (G2)	35	PLL GND	Ground pin for PLL
10D11TTL Input (G7)38TxOUT3-Negative LVDS differential data output11D12TTL Input (G3)39TxCLKOUT+Positive LVDS differential clock12D13TTL Input (G4)40TxCLKOUT-Negative LVDS differential clock13GNDGround pin for TTL41TxOUT2+Positive LDVS differential data output14D14TTL Input (G5)42TxOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B5)52D1TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27<	8	D10	TTL Input (G6)	36	LVDS GND	Ground pin for LVDS
11D12TTL Input (G3)39TxCLKOUT+Positive LVDS differential clock12D13TTL Input (G4)40TxCLKOUT-Negative LVDS differential clock13GNDGround pin for TTL41TxOUT2+Positive LDVS differential data output14D14TTL Input (G5)42TxOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B4)51D0TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	9	VCC	Power Supply for TTL Input	37	TxOUT3+	Positive LVDS differential data output
12D13TTL Input (G4)40TxCLKOUT-Negative LVDS differential clock13GNDGround pin for TTL41TxOUT2+Positive LDVS differential data output14D14TTL Input (G5)42TxOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B5)52D1TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	10	D11	TTL Input (G7)	38	TxOUT3-	Negative LVDS differential data output
13 GND Ground pin for TTL 41 TxOUT2+ Positive LDVS differential data output 14 D14 TTL Input (G5) 42 TxOUT2- Negative LVDS differential data output 15 D15 TTL Input (B0) 43 LVDS GND Ground pin for LVDS 16 D16 TTL Input (B6) 44 LVDS VCC Power Supply for LVDS 17 VCC Power Supply for TTL Input 45 TxOUT1+ Positive LVDS differential data output 18 D17 TTL Input (B7) 46 TxOUT1- Negative LVDS differential data output 19 D18 TTL Input (B1) 47 TxOUT0+ Positive LVDS differential data output 20 D19 TTL Input (B2) 48 TxOUT0- Negative LVDS differential data output 21 GND Ground pin for TTL 49 LVDS GND Ground pin for TTL 22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	11	D12	TTL Input (G3)	39	TxCLKOUT+	Positive LVDS differential clock
14D14TTL Input (G5)42TxOUT2-Negative LVDS differential data output15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B5)52D1TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	12	D13	TTL Input (G4)	40	TxCLKOUT-	Negative LVDS differential clock
15D15TTL Input (B0)43LVDS GNDGround pin for LVDS16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TXOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TXOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TXOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TXOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B5)52D1TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	13	GND	Ground pin for TTL	41	TxOUT2+	Positive LDVS differential data output
16D16TTL Input (B6)44LVDS VCCPower Supply for LVDS17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B4)51D0TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	14	D14	TTL Input (G5)	42	TxOUT2-	Negative LVDS differential data output
17VCCPower Supply for TTL Input45TxOUT1+Positive LVDS differential data output18D17TTL Input (B7)46TxOUT1-Negative LVDS differential data output19D18TTL Input (B1)47TxOUT0+Positive LVDS differential data output20D19TTL Input (B2)48TxOUT0-Negative LVDS differential data output21GNDGround pin for TTL49LVDS GNDGround pin for TTL22D20TTL Input (B3)50D27TTL Input (R6)23D21TTL Input (B4)51D0TTL Input (R0)24D22TTL Input (B5)52D1TTL Input (R1)25D23TTL Input (LVDS)53GNDGround pin for TTL26VCCPower Supply for TTL Input54D2TTL Input (R2)27D24TTL Input (HSYNC)55D3TTL Input (R3)	15	D15	TTL Input (B0)	43	LVDS GND	Ground pin for LVDS
18 D17 TTL Input (B7) 46 TxOUT1- Negative LVDS differential data output 19 D18 TTL Input (B1) 47 TxOUT0+ Positive LVDS differential data output 20 D19 TTL Input (B2) 48 TxOUT0- Negative LVDS differential data output 21 GND Ground pin for TTL 49 LVDS GND Ground pin for TTL 22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	16	D16	TTL Input (B6)	44	LVDS VCC	Power Supply for LVDS
19 D18 TTL Input (B1) 47 TxOUT0+ Positive LVDS differential data output 20 D19 TTL Input (B2) 48 TxOUT0- Negative LVDS differential data output 21 GND Ground pin for TTL 49 LVDS GND Ground pin for TTL 22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	17	VCC	Power Supply for TTL Input	45	TxOUT1+	Positive LVDS differential data output
20 D19 TTL Input (B2) 48 TxOUT0- Negative LVDS differential data output 21 GND Ground pin for TTL 49 LVDS GND Ground pin for TTL 22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	18	D17	TTL Input (B7)	46	TxOUT1-	Negative LVDS differential data output
21 GND Ground pin for TTL 49 LVDS GND Ground pin for TTL 22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	19	D18	TTL Input (B1)	47	TxOUT0+	Positive LVDS differential data output
22 D20 TTL Input (B3) 50 D27 TTL Input (R6) 23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	20	D19	TTL Input (B2)	48	TxOUT0-	Negative LVDS differential data output
23 D21 TTL Input (B4) 51 D0 TTL Input (R0) 24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	21	GND	Ground pin for TTL	49	LVDS GND	Ground pin for TTL
24 D22 TTL Input (B5) 52 D1 TTL Input (R1) 25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	22	D20	TTL Input (B3)	50	D27	TTL Input (R6)
25 D23 TTL Input (LVDS) 53 GND Ground pin for TTL 26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	23	D21	TTL Input (B4)	51	D0	TTL Input (R0)
26 VCC Power Supply for TTL Input 54 D2 TTL Input (R2) 27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	24	D22	TTL Input (B5)	52	D1	TTL Input (R1)
27 D24 TTL Input (HSYNC) 55 D3 TTL Input (R3)	25	D23	TTL Input (LVDS)	53	GND	Ground pin for TTL
	26	VCC	Power Supply for TTL Input	54	D2	TTL Input (R2)
28 D25 TTL Input (VSYNC) 56 D4 TTL Input (R4)	27	D24	TTL Input (HSYNC)	55	D3	TTL Input (R3)
	28	D25	TTL Input (VSYNC)	56	D4	TTL Input (R4)

(b) Timing Chart

a. Horizontal Timing Chart




b. Vertical Timing Chart



(C) LVDS DATA

a. Timing Chart



b Data mapping (6bit + FRC or 6bit selection)

Cell	Input Pin *)	Data(6bit + FRC)	Data(6bit)
RA0	TxlN0	RI0	0
RA1	TxlN1	RI1	0
RA2	TxIN2	RI2	RI0
RA3	TxlN3	RI3	RI1
RA4	TxlN4	RI4	RI2
RA5	TxlN6	RI5	RI3
RA6	TxlN7	GI0	0
RB0	TxlN8	GI1	0
RB1	TxlN9	GI2	GI0
RB2	TxlN12	GI3	GI1
RB3	TxlN13	GI4	GI2
RB4	TxlN14	GI5	GI3
RB5	TxlN15	BI0	0
RB6	TxlN18	BI1	0
RC0	TxlN19	BI2	BI0
RC1	TxlN20	BI3	BI1
RC2	TxlN21	BI4	BI2
RC3	TxIN22	BI5	BI3
RC4	TxlN24	RSVD	RSVD
RC5	TxIN25	RSVD	RSVD
RC6	TxlN26	DENA	DENA
RD0	TxlN27	RI6	RI4
RD1	TxlN5	RI7	RI5
RD2	TxlN10	GI6	GI4
RD3	TxlN11	GI7	GI5
RD4	TxlN16	BI6	BI4
RD5	TxlN17	BI7	BI5
RD6	TxIN23	(RSVD)	(RSVD)
Ref-RCLK	TxCLKIN	DCLKI	DCLKI

*): DS90C383MTD

(D)Color Data Assignment

<u> </u>	Data Assigi	11110	7110																						
					R D.	ATA							G D	AТА							B D	AТА			
COLOR	INPUT DATA	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	В4	В3	В2	В1	В0
		MSB								MSB								MSB							LSB
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1		1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
COLOR	CYAN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	MAGENTA	1	1	1	1_	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED(0)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RED			<u>.</u>			<u>.</u> 	<u>.</u>	! !:]								
			 ! 			 	, ! 		Π]								
	RED(254)	1	1	1_	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(0)			0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN(1)			0		0			0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	GREEN(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
GREEN			! !		! !	<u>.</u> 	! !	! !																	
			<u>:</u> 		: 	<u>.</u> 	<u>.</u>	: 									 								
	GREEN(254)	_ 0 _	0	0	0_	0_	0	0	0	1_	1_	1	1_	1	1_	1	0	0	0	0	0	0	0	0_	0
	GREEN(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	BLUE(0)		0		0_	0_	0	0	0	0	0_	0	0	0	0	0	0	0	0	0	0	0	0_	0	0
	BLUE(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	BLUE(2)	0	0	0	0	0_	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
BLUE			<u>.</u>	!	! 	<u>.</u>	<u> </u> 	! 									 								
			! ! :	!	ļ 		! !	! !	l						L		<u> </u>						ļ	L]
	BLUE(254)			0			:		0	0_	_0_	0	0	0_	0_	_0	0	1_	1_	_1_	_1_	1_	1_	1_	0
	BLUE(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

[Note]

(1)Definition of gray scale:

Color(n): n indicates gray scale level.

Higher n means brighter level.


(2)Data:1-High,0-Low.

(3) This assignment is applied to both odd and even data.


(E) Color Data Assignment

D(1,1)	D(2,1)		D(X,1)		D(1279,1)	D(1280,1)
D(1,2)	D(2,2)		D(X,2)		D(1279,2)	D(1280,2)
		+	••	+		
D(1,Y)	D(2,Y)		D(X,Y)		D(1279,Y)	D(1280,Y)
		+	••	+		
D(1,1023)	D(2, 1023)		D(X, 1023)		D(1279,1023)	D(1280,1023)
_ ,, ,,,,,	D(2, 1024)		D(X, 1024)		D(1279,1024)	1

6. BLOCK DIAGRAM





Lamp Uint in Backlight



7. MECHANICAL SPECIFICATION


(a) Front side(Tolerance is ±0.5mm unless noted) (Warehouse code:XX2)





(b) Rear side (Tolerance is ±0.5mm unless noted) (Warehouse code:XX2)

Unit: mm




Suggestion: don' release the lamp wire from side hook for protect lamp solder


(c) Front side(Tolerance is ±0.5mm unless noted) (Warehouse code:XX0)

Unit: mm





(d) Rear side (Tolerance is ±0.5mm unless noted) (Warehouse code:XX0)



Suggestion: don' release the lamp wire from side hook for protect lamp solder

8.OPTICAL CHARACTERISTICS

 $Ta=25^{\circ}C$, VCC=5.0V


ΓI	TEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	
Contra	Contrast Ratio		$\theta = \phi = 0^{\circ}$	450	500			
Luminance	Center	L	$\theta = \phi = 0^{\circ}$	230	290		cd/m ²	
Lummance	Uniformity	ΔL	$\theta = \phi = 0^{\circ}$	75%				
Dagna	nse Time	Tr	$\theta = \phi = 0^{\circ}$	-	3	6	ms	
Kespo.	iise i iiile	Tf	$\theta = \phi = 0^{\circ}$		5	10	ms	
	Horizontal	ϕ (L/R)	CR≧5	80/80	-85/85		0	
Viewing	Vertical	θ(D/U)	CK≦3	80/80	-85/85		0	
Angle	Horizontal	ϕ (L/R)	CR≧10	65/65	-70/70		0	
	Vertical	θ(D/U)	CK≧10	60/60	-67/63		0	
	White	Wx		0.283	0.313	0.343	·	
	Willie	Wy		0.299	0.329	0.359		
	Red	Rx		0.614	0.644	0.674		
Color	1100	Ry	$\theta = \phi = 0^{\circ}$	0.308	0.338	0.368		
Coordinates	Green	Gx	υ φ	0.240	0.270	0.300		
	Green	Gy		0.572	0.602	0.632		
	Blue	Bx		0.110	0.140	0.170		
	Diuc	By		0.054	0.084	0.114		
Image	sticking	Tis	2 hour			2	sec	
Cro	sstalk	CT				1.5%		
G	amut	CS		70%	72%			
Gamma		у	GL(32-223)	2.0	2.3	2.6		
Maximun d	ark luminance			-	0.6	0.7	cd/m ²	
Color te	emperature	Tc		-	6500	-	K	

All optical specification condition:


- (1) **Equipment:** CS-1000 (MINOLUTA) OR BM-5A(TOPCON) under the dark room condition(no ambient light) after more than 30 minutes turning on the lamp
- (2) Condition: IL=7.0(each lamp)mA, Inverter: Multipal (M063-4), Frequency=50kHz.

[Note 1] Defination of Contrast Ratio : CR=ON(White)Luminance/OFF(Black)Luminance [Note 2] Defination of Luminance and Luminance uniformity


 $\Delta L=[L(Min)/L(Max)]\times 100 \%$



[Note 3] Definition of Viewing Angle(θ , ϕ)




[Note 4] Definition of Response Time



[Note 5] Definition of image sticking:

From Continuous display pattern(white "R" with blue background) 2hours change to 128 gray level pattern .The previous image shall not persist more then 2 second at 25 C.




[Note 6] Defination of crosstalk

 $CMR = MAX((|(LB1-LA)/LC|)\times100), (|(LB2-LA)/LC|)\times100)$


LA: Brightness of measured location at Pattern a

LB1 · LB2 : Brightness of measured location at Pattern b1 · b2

LC: Brightness of measured location at Pattern C



[Note7] Defination of Gamma (γ), Gray level 32~223



9.RELIABILITY TEST CONDITIONS

(1)Temperature and Humidity

TEST ITEMS	CONDITIONS
HIGH TEMPERATURE	50°C; 90%RH; 240h
HIGH HUMIDITY OPERATION	(No condensation)
HIGH TEMPERATURE	60°C; 90%RH;48h
HIGH HUMIDITY STORAGE	(No condensation)
HIGH TEMPERATURE OPERATION	50°C; 240h
HIGH TEMPERATURE STORAGE	60°C; 240h
LOW TEMPERATURE OPERATION	0°C; 240h
LOW TEMPERATURE STORAGE	-20°C; 240h
THERMAL SHOCK	BETWEEN -20°C (1hr)AND 60°C (1hr); 100 CYCLES

(2)Shock & Vibration

<u>/====================================</u>	
ITEMS	CONDITIONS
SHOCK	Shock level:1470m/s^2(150G)
(NON-OPERATION)	Waveform: half sinusoidal wave, 2ms
	Number of shocks: one shock input in each direction of three mutually
	perpendicular axes for a total of six shock inputs
VIBRATION	Vibration level: 9.8m/s^2(1.0G) zero to peak
(NON-OPERATION)	Waveform: sinusoidal
	Frequency range: 5 to 500 Hz
	Frequency sweep rate: 0.5 octave/min
	Duration: one sweep from 5 to 500Hz in each of three mutually
	perpendicular axis(each x,y,z axis: 1 hour, total 3 hours)

(3) ESD

<u> </u>	
POSITION	CONDITION(MDL turn off)
Connector	1. 200 pF · 0 Ω · ±250 V 2. contact mode for each pin
Moudle	 1. 150 pF , 330 Ω , ±15K V 2. Air mode, test 25 times for each test point 3. Contact mode, 25 times for each test point

(4) Judgment standard

The judgment of the above test should be made as follow:

Pass: Normal display image with no obvious non-uniformity and no line defect. Partial transformation of the module parts should be ignored.

Fail: No display image, obvious non-uniformity, or line defects.

10. HANDLING PRECAUTIONS FOR TFT-LCD MODULE

Please pay attention to the followings in handling- TFT-LCD products;

1 ASSEMBLY PRECAUTION

- (1) Please use the mounting hole on the module side in installing and do not beading or wrenching LCD in assembling. And please do not drop, bend or twist LCD module in handling.
- (2) Please design display housing in accordance with the following guide lines.
 - (2.1) Housing case must be destined carefully so as not to put stresses on LCD all sides and not to wrench module. The stresses may cause non-uniformity even if there is no non-uniformity statically.
 - (2.2) Keep sufficient clearance between LCD module back surface and housing when the LCD module is mounted. Approximately 1.0 mm of the clearance in the design is recommended taking into account the tolerance of LCD module thickness and mounting structure height on the housing.
 - (2.3) When some parts, such as, FPC cable and ferrite plate, are installed underneath the LCD module, still sufficient clearance is required, such as 0.5mm. This clearance is, especially, to be reconsidered when the additional parts are implemented for EMI countermeasure.
 - (2.4) Design the inverter location and connector position carefully so as not to give stress to lamp cable, or not to interface the LCD module by the lamp cable.
 - (2.5) Keep sufficient clearance between LCD module and the others parts, such as inverter and speaker so as not to interface the LCD module. Approximately 1.0mm of the clearance in the design is recommended.
- (3) Please do not push or scratch LCD panel surface with any-thing hard. And do not soil LCD panel surface by touching with bare hands. (Polarizer film, surface of LCD panel is easy to be flawed.)
- (4) Please do not press any parts on the rear side such as source TCP, gate TCP, control circuit board and FPCs during handling LCD module. If pressing rear part is unavoidable, handle the LCD module with care not to damage them.
- (5) Please wipe out LCD panel surface with absorbent cotton or soft cloth in case of it being soiled.
- (6) Please wipe out drops of adhesives like saliva and water on LCD panel surface immediately. They might damage to cause panel surface variation and color change.
- (7) Please do not take a LCD module to pieces and reconstruct it. Resolving and reconstructing modules may cause them not to work well.
- (8) Please do not touch metal frames with bare hands and soiled gloves. A color change of the metal frames can happen during a long preservation of soiled LCD modules.
- (9) Please pay attention to handling lead wire of backlight so that it is not tugged in connecting wit inverter.

2 OPERATING PRECAUTIONS

- (1) Please be sure to turn off the power supply before connecting and disconnecting signal input cable.
- (2) Please do not change variable resistance settings in LCD module. They are adjusted to the most suitable value. If they are changed, it might happen LCD does not satisfy the characteristics specification.
- (3) Please consider that LCD backlight takes longer time to become stable of radiation characteristics in low temperature than in room temperature.
- (4) A condensation might happen on the surface and inside of LCD module in case of sudden charge of ambient temperature.
- (5) Please pay attention to displaying the same pattern for very long time. Image might stick on LCD. If then, time going on can make LCD work well.
- (6) Please obey the same caution descriptions as ones that need to pay attention to ordinary

electronic parts.

3 PRECAUTFONSWITHELECTROSTATICS

- (1) This LCD module use CMOS-IC on circuit board and TFT-LCD panel, and so it is easy to be affected by electrostatics. Please be careful with electrostatics by the way of your body connecting to the ground and so on.
- (2) Please remove protection film very slowly on the surface of LCD module to prevent from electrostatics occurrence.

4 STORAGE PRECAUTIONS

- (1) When you store LCDs for a long time, it is recommended to keep the temperature between 0° C \sim 40°C without the exposure of sunlight and to keep the humidity less than 90%RH.
- (2) Please do not leave the LCDs in the environment of high humidity and high temperature such as 60° C 90%RH.
- (3) Please do not leave the LCDs in the environment of low temperature; below -20°C.

5 SAFETY PRECAUTIONS

- (1) When you waste LCDS, it is recommended to crush damaged or unnecessary LCDs into pieces and wash them off with solvents such as acetone and ethanol, which should later be burned.
- (2) If any liquid leaks out of a damaged-glass cell and comes in contact with the hands, wash off throughly with soap and water.

6 OTHERS

- (1) A strong incident light into LCD panel might cause display characteristics' changing inferior because of polarizer film, color filter, and other materials becoming inferior. Please do not expose LCD module direct sunlight Land strong UV rays.
- (2) Please pay attention to a panel side of LCD module not to contact with other materials in preserving it alone.
- (3) For the packaging box, please pay attention to the followings:
 - (3.1) Packaging box and inner case for LCD are designed to protect the LCDs from the damage or scratching during transportation. Please do not open except picking LCDs up from the box.
 - (3.2) Please do not pile them up more than 5 boxes. (They are not designed so.) And please do not turn over.
 - (3.3) Please handle packaging box with care not to give them sudden shock and vibrations. And also please do not throw them up.
 - (3.4) Packing box and inner case for LCDs are made of cardboard. So please pay attention not to get them wet. (Such like keeping them in high humidity or wet place can occur getting them wet.)