

Doc. Version	0.8		
Total Page	40		
Date	2007/10/23		

Product Specifications3.5" COLOR TFT-LCD MODULE

MODEL NAME: A035QN03 V1

< □ >Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2007 AU Optronics All Rights Reserved,









Record of Revision

MO

Version	Revise Date	Page	Content
0.0	2007/02/14		First draft.
		5~6	Update the pin assignment
0.4	0007/00/04	22~23	Correct optical remark
0.1a	2007/03/01	24	Correct reliability test items
		27	Update the application circuit
0.0	2007/02/20	28, 29	Add power on/ off and STB sequence
0.2	2007/03/26	8	Modify the typical DCLK to 24.54 MHz
0.2	2007/2/20	6	Correct LED reverse voltage from 2V to 5V.
0.3	2007/3/28	22	Updated response time and viewing angle
		6	Modify the absolute maximum rating table
		8	Modify the electrical characteristic table
	10~13	Modify the AC timing tables and diagrams	
0.4	0.4 2007/04/16	14~18	Modify the register timing, tables, and description
		23	Change C14 to 10 uF
		26~27	Add recommend power on/ off settings
	28		Add notes for ESD protection
0.5	2007/05/21	6	Remove operation/storage temperature range
0.5	2007/03/21	7	Update LED limit curve
		9	Modify the electrical characteristics
		11	Modify the minimum value of V-blanking in UPS051
0.6	2007/07/10	13~15	Add CCIR/YUV input signal timing information
		17~21	Modify the SPI settings
	33~38		Add recommended register settings
0.7	2007/08/15	10	Add general input timing
U. <i>1</i>	2007/00/15	11, 12	Modify the timing specification table of UPS051
0.8	2007/10/23	24	Update response time spec



Contents:

General Description	4
Features	4
Physical Specifications	5
Electrical Specifications	6
1. Pin Assignment	6
<u> </u>	
a. TFT- LCD Panel (GND=0V)	9
b. Backlight Driving Conditions	9
a. General input timing	10
b. UPS051 compatible input timing	11
c. UPS052 compatible input timing	12
d. CCIR656	14
e. YUV640/YUV720	15
5. Command Register Map	17
a. Command Timing: Serial Peripheral Interface	17
b. SPI timing diagram	18
c. Serial setting map	18
d. SPI AC specification	19
e. Description of serial control data	20
Optical specifications (Note 1, 2)	24
Reliability Test Items	26
Outline Dimension	27
-	
•	
· · · · · · · ·	
	Physical Specifications Electrical Specifications 1. Pin Assignment 2. Absolute Maximum Ratings 3. Electrical Characteristics a. TFT- LCD Panel (GND=0V) b. Backlight Driving Conditions 4. AC Timing a. General input timing b. UPS051 compatible input timing c. UPS052 compatible input timing d. CCIR656 e. YUV640/YUV720 5. Command Register Map a. Command Timing: Serial Peripheral Interface b. SPI timing diagram c. Serial setting map d. SPI AC specification e. Description of serial control data Optical specifications (Note 1. 2) Reliability Test Items Outline Dimension Packing Form Application Note 1. Application circuit 2. Power on/ off sequence 3. Standby timing 4. Recommand UPS052 320RGB (24.54MHz) Register Settings 5. Recommand UPS051 Register Settings 6. Recommand UPS052 360RGB (27MHz) Register Settings



١,		
Vei	rsion	
	0.0	

Page:

8.0

3/40

8.	Recommand YUV Mode A 720Y 360CrCb (27MHz) Register Settings	. 36
9.	Recommand YUV Mode B 640Y 320CrCb (24.54MHz) Register Settings	. 37
10.	Recommand YUV Mode B 720Y 360CrCb (27MHz) Register Settings	. 38
11.	Recommand CCIR656 720Y 360CrCb (27MHz) Register Settings	. 39
12.	Recommand ESD Protection	. 40



Page: 4/40

A. General Description

A035QN03 V1 is an amorphous transmissive type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit) and a backlight unit.

B. Features

- 3.5-inch display with QVGA resolution
- RGB stripe dot arrangement
- DC/DC integrated
- High brightness
- 3-wire register setting
- Digital serial 8-bit input
- Wide viewing angle
- 2-in-1 FPC for LCD signals and backlight LED power
- Green design




Page: 5/40

C. Physical Specifications

NO.	ltem	Unit	Specification	Remark
1	Display Resolution	dot	320 RGB (H)×240(V)	
2	Active Area	mm	70.08(H)×52.56(V)	
3	Screen Size	inch	3.5(Diagonal)	
4	Dot Pitch	mm	0.073(H)×0.219(V)	
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		16.7M Colors	
7	Overall Dimension	mm	76.9(H) × 63.9(V) × 2.92(T)	Note 2
8	Weight	g	29.5	
9	Panel surface treatment		Hard coating 3H	

Note 1: Below figure shows dot stripe arrangement.



Note 2: Not including FPC. Refer to the drawing next page for further information.



Page: 6/40

8.0

D. Electrical Specifications

1. Pin Assignment

Pin no.	Symbol	I/O	Description	Remarks
1	VCOM	ı	VCOM	
2	VGL	С	Capacitor of charge pumping circuit	
3	VGH	С	Capacitor of charge pumping circuit	
4	C3P	С	Capacitor of charge pumping circuit	
5	СЗМ	С	Capacitor of charge pumping circuit	
6	LED	I	LED back light cathode	
7	LED_+	I	LED back light anode	
8	V_10	С	Capacitor of charge pumping circuit	
9	V_5	С	Capacitor of charge pumping circuit	
10	VINT2	С	Capacitor of charge pumping circuit	
11	C2P	С	Capacitor of charge pumping circuit	
12	C2M	С	Capacitor of charge pumping circuit	
13	VCAC	С	apacitor of VCOMAC circuit	
14	FRP	0	rame polarity	
15	VINT1	С	apacitor of charge pumping circuit	
16	C1BP	С	Capacitor of charge pumping circuit	
17	C1AP	С	Capacitor of charge pumping circuit	
18	C1BM	С	Capacitor of charge pumping circuit	
19	C1AM	С	Capacitor of charge pumping circuit	
20	GND	G	Ground	
21	AVDD	PI	Analog power input, 3.0~3.6V is recommended.	
22	GMA_H	С	Stabilizing capacitor for analog power	
23	GND	G	Ground	
24	VCC	С	Digital power supply	



MO

Page: 7/40

8.0

Version

25	VIO	PI	Digital power input	
26	CS	I	Chip enable of serial interface	
27	SDA	Ю	Serial data input and output of serial interface	
28	SCL	I	Clock of serial interface	
29	HSYNC	I	Horizontal synchronous signal	
30	VSYNC	I	Vertical synchronous signal	
31	DCLK	ı	Dot clock	
32	DATA 7	ı	Data of serial RGB input (MSB)	
33	DATA 6	I	Data of serial RGB input	
34	DATA 5	ı	ata of serial RGB input	
35	DATA 4	I	Data of serial RGB input	
36	DATA 3	I	Data of serial RGB input	
37	DATA 2	I	Data of serial RGB input	
38	DATA 1	I	Data of serial RGB input	
39	DATA0	I	ata of serial RGB input (LSB)	
40	VCOM	I	VCOM	

I: Digital signal input, O: Digital signal output, IO: Digital inout pin, G: GND, PI: Power input

2. Absolute Maximum Ratings

Items	Symbol	Va	lues	Unit	Condition	
items	Syllibol	Min.	Max.	Onit		
Power Voltage	VIO	-0.5	7	V		
Power voltage	AVDD	-0.5	7	V		
LED Reverse Voltage	Vr		5	V	One LED	
LED Forward Current	lf		30	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.


Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.

C: Power set capacitor connect pin.



0.8

Page: 8/40



Note 3. 90% RH maximum humidity when temp. ≤60°C.

If temp. >60°C, the absolute humidity maximum shall be less than 90% RH.



Page: 9/40

3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

a. TFT- LCD Panel (GND=0V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Digital Power Supply	VIO	1.8	3.3	3.6	V	
Analog Power Supply	AVDD	3.0	3.3	3.6	V	
Input Signal Valtage	Vi	0		0.2 x VIO	V	
Input Signal Voltage	VI	0.8 x VIO		VIO	V	
Frame Frequency	f _{Frame}		60		Hz	
Dot Data Clock	DCLK		24.54		MHz	
VCOM	VCOMDC	0.4	1.0	1.66	V	
VCOIVI	VCOMAC	3.6	4.2	5	V	
Power Stand-by Current	ISTB _{AVDD}		25	50	uA	AVDD=3.3V
Power Operating Current	I _{AVDD}		10	20	mA	VIO=3.3V

Note 1. Panel surface temperature should be kept less than content of section 3.2. "Absolute maximum ratings"

b. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Ι _L		25		mA	single serial
LED Supply Voltage	V_{L}		19.8		٧	single serial
LED Life Time	Lլ	10,000			Hr	Note 2, 3

Note 1: LED backlight is six LEDs serial type.


- Note 2: The "LED Supply Voltage" is defined by the number of LED at Ta=25 $^{\circ}$ C, I_L=25mA. In the case of 6 pcs LED, V_L=3.3*6=19.8V
- Note 3: The "LED life time" is defined as the time for the module brightness to decrease to 50% of the initial value at Ta=25°C, I_L=20mA
- Note 4: The LED lifetime could be decreased if operating I₁is larger than 25mA



Page: 10/40

4. AC Timing

a. General input timing




Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CLK pulse duty	Tcw		40	50	60	%
Delay between Hsync and	Thc				1	DCLK
DCLK	inc		-	-	ļ	DCLK
Hsync width	Twh		1	-	-	DCLK
Hsync period	Th		60	63.56	67	us
Hsync setup time	Thst		15	-	-	ns
Hsync hold time	Thhd		15	-	-	ns
Vsync width	Twv		1	-	_	Hsync
Vsync setup time	Tvst		15	-	_	ns
Vsync hold time	Tvhd		15	-	_	ns
Data set-up time	Tdsu	D0~D7 to DCLK	15	-	_	ns
Data hold time	Tdhd	D0~D7 to DCLK	15	-	-	ns




Page: 11/40

b. UPS051 compatible input timing

Vertical Timing



Horizontal Timing



Timing specification

	Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
D	CLK Frequency	1/t _{DCLK}	13*	27	27.19	MHz	Note 1
Hsync	Period	t _H	1024	1716	1728	t _{DCLK}	
	Display period	t _{hdisp}		960		t _{DCLK}	
	Back porch	t _{hbp}	63	70	255	t _{DCLK}	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 12/40

	Front porc	ch	t _{hfp}	1	686	718	t _{DCLK}	
	Pulse wid	th	t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	t _V	241	262.5	_		
	Fellou	Even	ιγ	241	202.5	_	t _H	
	Diamlassa ania d	Odd			240			
	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
Vsync	Dook norch	Odd		13	20	28	4	
	Back porch	Even	$t_{\sf vbp}$	13.5	20.5	28.5	t _H	
	Front norch	Odd		0	4.5	-		
	Front porch	Even	t _{∨fp}	0	5	-	t _H	
	Pulse wid	th	t_{vsw}	1	1	-	t _H	

Note 1: The minimum DCLK will lead the frame rate to be lower than 50Hz.

c. UPS052 compatible input timing

Vertical Timing




Horizontal Timing



Page: 13/40





Timing specification

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	=	24.535	-	MHz	
	Period		t _H	=	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		\mathbf{t}_{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	28	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	+		262.5		+	
	Feriou	Even	t _V	-	202.3	=	t _H	
	D: 1	Odd			040			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
		Odd		-	21	-		
	Back porch	Even	t_{vbp}	-	21.5	=	t _H	
	Pulse width		t _{vsw}	1	1	-	t _H	

PAL:

	Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency	1/t _{DCLK}	-	24.375	-	MHz	
Hsync	Period	t _H	-	1560	-	t _{DCLK}	
	Display period	t _{hdisp}		1280		t _{DCLK}	
	Back porch	t _{hbp}	-	241	-	t _{DCLK}	




Page: 14/40

	Front porch		t _{hfp}	0	28	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	4		312.5		4	
	Period	Even	t _V	-	312.5	-	t _H	
	Diamlassaaniad	Odd			288		_	
Vsync	Display period	Even	\mathbf{t}_{vdisp}		200		t _H	
	Da alamanah	Odd		-	24	-		
	Back porch	Even	t_{vbp}	-	24.5	-	t _H	
	Pulse width	•	t _{vsw}	1	1	=	t _H	

d. CCIR656

Timing format



Timing specification


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Freq	uency		1/t _{DCLK}	-	27	-	MHz	
	Period		t _H	-	1716	-	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
Hsync	Back porch		t _{hbp}	-	273	-	t _{DCLK}	
	Front porch		t _{hfp}	4	4	4	t _{DCLK}	
	Pulse width		t _{hsw}	1	-	-	t _{DCLK}	
	Period	Odd	4		262.5		4	
	Period	Even	- t _V		202.5		t _H	
	Diamlassasiad	Odd			240			
	Display period	Even	t _{vdisp}		240		t _H	
Vsync	Back porch	Odd		_	18	-		
	Баск рогоп	Even	t _{vbp}	-	17.5	-	t _H	
	Front norsh	Odd	1	0	4.5	-		
	Front porch	Even	t _{∨fp}	0	5	-	t _H	
	Pulse width	Odd		1				
	Puise width	Even	t _{vsw}	ı	-	_	t _{DCLK}	




Page: 15/40

e. YUV640/YUV720


YUV640 mode A horizontal timing




YUV640 mode B horizontal timing



YUV720 mode A horizontal timing



YUV720 mode B horizontal timing



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 16/40

Timing specification

YUV640 mode

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	=	24.535	-	MHz	
	Period		t _H	=	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		\mathbf{t}_{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Dariad	Odd			202.5			
	Period	Even	t _V	-	262.5	-	t _H	
\	Diseless as also	Odd			240			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
	Daalamanah	Odd	1	=	21	-		
	Back porch	Even	\mathbf{t}_{vbp}	=	21.5	-	t _H	

PAL:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	-	24.375	-	MHz	
	Period		t _H	-	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		$t_{\sf hbp}$	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Deried	Odd			312.5			
	Period	Even	t _V	-	312.5	ļ	t _H	
\	D:!	Odd			200			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		288		t _H	
	Daalaaaak	Odd		-	24	ı		
	Back porch	Even	t_{vbp}	-	24.5	-	t _H	



Page: 17/40

8.0

YUV 720 mode

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	-	27	-	MHz	
	Period		t _H	-	1716	-	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
Hsync	Back porch		t _{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	4		262.5		4	
	Period	Even	t _V	-	202.5	-	t _H	
.,	D: 1	Odd			040			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
	Daalamanah	Odd		-	21	-		
	Back porch	Even	\mathbf{t}_{vbp}	-	21.5	-	t _H	


PAL:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	-	27	-	MHz	
	Period		t _H	-	1728	-	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
Hsync	Back porch		t _{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Daviad	Odd			242.5			
	Period	Even	t _V	-	312.5	-	t _H	
\	D:!	Odd			200		4	
Vsync	Display period	Even	t _{vdisp}		288		t _H	
	D 1	Odd		-	24	=		
	Back porch	Even	t_{vbp}	-	24.5	-	t _H	

5. Command Register Map

a. Command Timing: Serial Peripheral Interface

Configuration of serial data at SDA terminal




Note: R/W = '0' → Write mode R/W = '1' → Read mode


Write mode waveform

Page: 18/40






Read mode waveform




b. SPI timing diagram

AC serial interface write mode timings



AC serial interface read mode timings



c. Serial setting map

Reg N°	ADDRESS			CONTI	CONTENT											
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



Page: 19/40

	1		1	ı	ı		1	1			1				1	
R0	0	0	0	0	R/W	-	-	*		*	U/D	SHL	GRB	STB	SHDB	SHCE
R1	0	0	0	1	R/W	-	-	-	-	*	PARAL	PALM	PAL		SEL	
R2	0	0	1	0	R/W	-	-	DDL_E					DDL			
R3	0	0	1	1	R/W	-	-	-	-	-	*	:		HDL	-	
R4	0	1	0	0	R/W	ľ	-	=	ĺ	*		*		*	*	*
R5	0	1	0	1	R/W	-	-	-	1	-	=	-		CONTR	AST	
R6	0	1	1	0	R/W	-	-	-	-			BR	IGHTNE	SS		
R7	0	1	1	1	R/W	-	-	-	-	_	-	-	-	-	-	-
R8	1	0	0	0	R/W	-	-	-	-	_	-	-		VCOM_	_AC	
R9	1	0	0	1	R/W	-	-	-	ı	VDCE			VCOM	1_DC		
R10	1	0	1	0	R/W	-	-	-	-	1	1	0	+	ŀ	7	ŧ.
Reg N°	ADDF	RESS			DEFAL	JLT VA	LUES									
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	R/W	-	-	(00)	(0)	(1)	(1)	(1)	(1)	(0)	(1)
								`	,	(-)	(')	` ′	` '			
R1	0	0	0	1	R/W	-	-	-	-	(0)	(0)	(1)	(0)		(001)	
R1 R2	0	0	0	1 0	R/W	-	-			-		(1)			(001)	
								-		-		(1)	(0)			
R2	0	0	1	0	R/W	-	-	- (0)	-	(0)	(0)	(1)	(0) 46h)			(1)
R2 R3	0	0	1	0	R/W R/W	-	-	(0)	-	(0)	(0)	(1) (4 1)	(0) 46h)	(7h)	(1)	(1)
R2 R3 R4	0 0 0	0 0 1	1 1 0	0 1 0	R/W R/W	-	-	(0)	-	(0) - (1)	(0)	(1) (4 1) (010)	(0) 46h)	(7h)	(1)	(1)
R2 R3 R4 R5	0 0 0 0	0 0 1 1	1 1 0	0 1 0 1	R/W R/W R/W	- - -		- (0) - -		(0) - (1)	(0)	(1) (4 1) (010)	(0) 46h)	(7h)	(1)	(1)
R2 R3 R4 R5 R6	0 0 0 0	0 0 1 1	1 1 0 0	0 1 0 1	R/W R/W R/W R/W			- (0) - - -		(0)	(0)	(1) (4 1) (010)	(0) 46h) (40h)	(7h) (0) (8h)	(1)	
R2 R3 R4 R5 R6 R7	0 0 0 0 0	0 0 1 1 1	1 1 0 0 1	0 1 0 1 0	R/W R/W R/W R/W R/W			- (0) - - - -	- - -	(0) - (1) -	(0)	(1) (4 1) (010) -	(0) 46h) (40h)	(7h) (0) (8h) - (7h)	(1)	

^{*} Reserved

Note: Register R0/(D8,D7) must be (01)

d. SPI AC specification

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Serial clock period	Tsck	320	-	-	ns
Serial clock duty cycle	Tscw	40	50	60	%
Serial clock width low/high	Tssw	120	-	-	ns
Serial data setup time	Tist	120	-	-	ns
Serial data hold time	Tihd	120	-	-	ns
Serial data output delay	Tid	-	-	60	ns



Page: 20/40

8.0

CSB setup time	Tcst	120	-	-	ns
CSB data hold time	Tchd	120	-	-	ns
Chip select distinguish	Tcd	1	-	-	us
Delay between CSB and Vsync	Tcv	1	-	-	us

- Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the Vsync signal. If command is transferred multiple times for the same register, the last command before the Vsync signal is valid.
- If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
- Serial block operates with the SCL clock
- Serial data can be accepted in the power save mode.

e. Description of serial control data

R0: System settings

Address	Bit	Description	Description	
0000	[50]	Bit5(U/D)	Vertical shift direction selection.	0_0011_1101b
		Bit4(SHL)	Horizontal shift direction selection.	
		Bit3(GRB)	Global reset.	
		Bit2(STB)	Standby mode setting.	
		Bit1(SHDB)	DC-DC converter shutdown setting.	
		Bit0(SHCB)	Charge Pump shutdown setting.	

Bit5	D function	
0	Flip vertically	
1	(default)	

Bit4	SHL function
0	Flip horizontally
1	(default)





Page: 21/40

8.0

Bit3	GRB function	
0	The controller is reset, the charge pump and DCDC are off.	
	Reset all registers to default value.	
1	Normal operation. (default)	

Bit2	STB function
0	T-CON, source driver and DC-DC converter are off. All outputs are High-Z.
1	Normal operation. (default)

Bit1	SHDB function	
0	DC-DC converter is off. (default)	
1	DC-DC converter is on.	
	DC-DC controlled by STB and power on/off sequence.	

Bit0	SHCB function	
0	Charge Pump converter is off.	
_	Charge Pump converter is on. (default)	
	Charge Pump controls by STB and power on/off sequence.	

R1: Timings settings

Address	Bit	Description		Default
0001	[40]	Bit4(PALM)	PAL 1/6, PAL1/6,8 selection.	001_0001b
		Bit3(PAL)	PAL/NTSC selection.	
		Bit2-0(SEL)	Input data format selection.	

Bit4	PALM function	
0	Manual PAL/NTSC selection	
1	Automatic PAL/NTSC detection (default)	

Bit3	PAL function	
0	NTSC Input format (240 active line). (default)	
1	PAL Input format (288 active line).	

Bit2-0	SEL function
000	UPS051 path, special data format: DDX.





Page: 22/40


8.0

001	UPS052 320RGB 24.54MHz data format. (default)
010	UPS052 360RGB 27MHz data format.
011	YUV mode A 640Y 320CrCb 24.54MHz data format.
100	YUV mode A 720Y 360CrCb 27MHz data format.
101	YUV mode B 640Y 320CrCb 24.54MHz data format.
110	YUV mode B 720Y 360CrCb 27MHz data format.
111	CCIR 656 720Y 360CrCb 27MHz data format.

R2: Data delay settings

Address	Bit	Description	Default			
0010	[80]	Bit8(DDL_E)	Bit8(DDL_E) DDL setting selection. 0			
		Bit7-0(DDL) Horizontal Data start delay selection.				

DDL_E	DDL	T _{HS}	Unit	Remark
Х	00h	0	DCLK	
Х	46h	70 (Default)	DCLK	UPS051
Х	FFh	255	DCLK	
0	XXh	241(fixed)	DCLK	LIDOOE4 (VLI) /
1	00h~FFh	64~319	DCLK	UPS051/YUV
0	XXh	61(fixed)	DCLK	Daniel DOD
1	00h~FFh	0~255	DCLK	Parallel RGB



R3: Vertical delay settings

Address	Bit	Description	Default	
0011	[50]	Bit5-4(OEA)	01_0111b	
		Bit3-0(HDL)	Vertical delay selection.	

Bit5-4	OEA function (only in CCIR mode)
00	Display start @T _{VS} delay for Odd and Even field.



Page: 23/40

01	Display start @ T_{VS} delay for Odd field and @ T_{VS} +1 for Even field. (default)
1X	Display start @ T _{VS} +1 delay for Odd field and @ T _{VS} for Even field.

Bit3-0	HDL function
0000	TSTV=TVStyp - 7 Hsync period
0111	TSTV=TVStyp - 0 Hsync period. (default)
1111	TSTV=TVStyp + 8 Hsync period

R9: VCOM DC settings


Address	Bit	Description	Default			
1001	[60]	Bit6(VDCE)	Bit6(VDCE) VCOM DC Enable signal. 1			
		Bit5-0(VCOM_DC) VCOM DC level adjustment. Step 20mV/LSB.				

Bit6	VDCE function
0	VCOM DC function disables VCOM pin HighZ. VCOM_DC=VCOM_AC/2.
1	DC voltage of VCOM follows VCOM_DC settings.(default)

Bit5-0	VCOM DC level				
	MVA/Normal LC	Low Voltage LC			
00h	1.4V	0.4V			
2Dh	2.30V (default) 1.30V (default)				
3Fh	2.66V	1.66V			

 $VOL_{VCOM} = VCOM_DC-VCOM_AC/2$

 $VOH_{VCOM} = VCOM_DC + VCOM_AC/2$





Page: 24/40

8.0

E. Optical specifications (Note 1, 2)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>θ</i> =0°	-	7	10	ms	Note 4
Fall	Tf		-	28	40	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5, 6
Viewing Angle							
Тор			35	50	-		
Bottom		CR≧10	40	55	-	deg.	Note 7
Left			45	60	-		
Right			45	60	-		
Brightness	Y _L	θ =0 °	250	300	-	cd/m ²	Note 8
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Х	θ =0°	0.26	0.31	0.36		
White Chromaticity	у	θ =0 °	0.28	0.33	0.38		

Note 1 Ambient temperature = 25 □.


Note 2 Measured in the dark room

Note 3 Measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4 Definition of response time:

Output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

Response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to the figure as follows.



Note 5 Definition of contrast ratio:

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 25/40

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6 White Vi = $V_{i50} \rightarrow 1.5V$

Black Vi = $V_{i50} \pm 2.0V$

"±" means that the analog input signal swings in phase with COM signal.


" means that the analog input signal swings out of phase with COM signal.

 $V_{\text{i50:}}$ The analog input voltage when transmission is 50%

100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7 Definition of viewing angle:

Refer to the figure as follows.



Note 8 Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



8.0

Page: 26/40

F. Reliability Test Items


No.	Test items	Conditions		Remark
1	High temperature storage	Ta = 80 □ 2	40Hrs	
2	Low temperature storage	Ta = -25□ 2	40Hrs	
3	High temperature operation	Ta = 60 □ 2	40Hrs	
4	Low temperature operation	Ta = 0 □ 2	40Hrs	
5	High temperature and high humidity	Ta = 60□. 90% RH 2	40Hrs	Operation
6	Heat shock	-25□~80□, 50 cycles, 2Hrs/cycle		Non-operation
7	Electrostatic discharge	\pm 200V,200pF (0 Ω), once for each terminal		Non-operation
8	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz		IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces		


Note 1: Ta: Ambient temperature.



Page: 27/40

G. Outline Dimension








Page: 28/40

H. Packing Form



MAX. CAPACITY:160 MODULES
MAX. WEIGHT: 12Kg
MEAS. 520mm*340mm*250mm



Page: 29/40



I. Application Note

1. Application circuit

The following drawing is the application circuit recommended.




Table of Capacitors

·					
Item	m Quantity Reference		Part		
1	7	C1,C2,C3,C4,C11,C12,C13	1uF/10V/X7R		
2	4	C5,C6,C7,C8	2.2uF/10V/X7R		
3	2	C9,C10	1uF/25V/X7R		
4	1	C14	10uF/10V/X7R		




0.8




30/40

2. Power on/ off sequence










Page: 31/40

3. Standby timing







Page: 32/40

8.0

4. Recommand UPS052 320RGB (24.54MHz) Register Settings

POWER ON










Page: 33/40

8.0

5. Recommand UPS051 Register Settings








Page: 34/40

8.0

6. Recommand UPS052 360RGB (27MHz) Register Settings










Page: 35/40

8.0

7. Recommand YUV Mode A 640Y 320CrCb (24.54MHz) Register Settings










Page: 36/40

8.0

8. Recommand YUV Mode A 720Y 360CrCb (27MHz) Register Settings










Page: 37/40

9. Recommand YUV Mode B 640Y 320CrCb (24.54MHz) Register Settings










Page: 38/40

8.0

10. Recommand YUV Mode B 720Y 360CrCb (27MHz) Register Settings










Page: 39/40

8.0

11. Recommand CCIR656 720Y 360CrCb (27MHz) Register Settings







Page: 40/40

8.0

12. Recommand ESD Protection

 In order to recover from register corruption cause from ESD, AUO suggests that registers should be set repeatedly.

AUO suggests the bezel connects to system GND to enhance ESD protection ability.