

() Final Specifications

Module	15.6"HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156XW04 V7 (H/W:0A)
Note (♠)	LED Backlight with driving circuit design

Custon	 Date 	Approved by	Date
Checke Approve	 Date	Prepared by	Date
	 	<u>Alonso JU Hsu</u>	2012/12/16
Note: This Spec	ubject to change	NBBU Market AU Optronics	



Contents

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	10
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	11
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	12
5.1 TFT LCD Module	
5.2 Backlight Unit	15
6. Signal Interface Characteristic	16
6.1 Pixel Format Image	16
6.2 Integration Interface Requirement	17
6.3 Interface Timing	20
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	29
9.3 Handling guide	30
9.4 Shipping Package of Palletizing Sequence	
10. Appendix: EDID Description	33



Record of Revision

Ver	Version and Date Page Old description		Version and Date		Old description	New Description	Remark
0.1	2012/10/04	All	First Edition for Customer				
0.2	2013/01/16	P28		Add Label			
0.2	2013/01/16	P33		Add EDID			



Product Specification

AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



2. General Description

B156XW04 V7 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156XW04 V7 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

Items	Unit	Specification	Specifications					
Screen Diagonal	[mm]	394.9						
Active Area	[mm]	344.2 X193.	5					
Pixels H x V		1366x3(RGE	1366x3(RGB) x 768					
Pixel Pitch	[mm]	0.252X0.252	0.252X0.252					
Pixel Format		R.G.B. Verti	cal Stripe					
Display Mode		Normally W	hite					
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m²]		200 typ. (5 points average) 170 min. (5 points average)					
Luminance Uniformity		1.25 max. (5 points)						
Contrast Ratio		400 typ.						
Response Time	[ms]	8 typ/16 Max						
Nominal Input Voltage VDD	[Volt]	+3.3 typ.						
Power Consumption	[Watt]	3.7 max. (Include Logic and Blu power)						
Weight	[Grams]	420 max.						
Physical Size			Min.	Тур.	Max.			
Include bracket	[mm]	Length	359.0	359.5	360.0			
	[[[,,,,,,]	Width	223.3	223.8	224.3			
		Thicknessss	-	-	3.8			
Electrical Interface		1 Lane eDP						
Glass Thickness	[mm]	0.5						
Surface Treatment		Anti-Glare, Hardness 3H						
Support Color		262K colors (RGB 6-bit)						
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60						
RoHS Compliance		RoHS Comp	oliance					




2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25° C (Room Temperature) :


ltem		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumin ILED=20m			5 points average	170	200	-	cd/m²	1, 4, 5.
Viewing Angle		Θr ΘL	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degre e	
Viewing Ar	ngle	Ψ н Ψ ι	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminance Uniformity		δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ 13P	13 Points	-	-	1.60		2, 3, 4
Contrast R	Contrast Ratio			300	400			4, 6
Cross talk		%				4		4, 7
Response T	Response Time		Rising + Falling	-	8	16		4, 8
	Red	Rx		0.560	0.590	0.620		
	Red	Ry		0.310	0.340	0.370		
	Green	Gx		0.300	0.330	0.360		
Color / Chromaticity	Orcen	Gy		0.520	0.550	0.580		
Coodinates	Division	Bx	CIE 1931	0.120	0.150	0.180		4
	Blue	Ву		0.110	0.140	0.170		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		

......

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2		Maximum Brightness of five points
δw5 =	= -	Minimum Brightness of five points
9		Maximum Brightness of thirteen points
$\delta_{W13} =$		Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points, $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)=

Briahtness on the "Black" state

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


 $Y_B = Luminance$ of measured location with gray level 0 pattern (cd/m₂)






Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


/	2 / Noticio Ramingo Cr 2 in vincinio in									
ltem	Symbol	Min	Max	Unit	Conditions					
Operating	TOP	0	+50	[°C]	Note 4					
Operation Humidity	HOP	5	95	[%RH]	Note 4					
Storage Temperature	TST	-20	+60	[°C]	Note 4					
Storage Humidity	HST	5	95	[%RH]	Note 4					

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	0.9	[Watt]	Note 1
IDD	IDD Current	-	-	250	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV			

Fallow as VESA display port standard V1.1a



Display Port AUX_CH signal:



	Display port AUX_CH									
		Min	Тур	Max	unit					
VCM	AUX DC Common Mode Voltage		0		V					
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V					

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a.



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.8	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I==20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	-	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	66)
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
							•						
		•					•						
							•						
		•					•		•				
							•						
		'			'		ı		<u>'</u>			1	
768th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-02 or compatible
Mating Housing/Part Number	IPEX 20455-030T-01 or compatible




6.2.2 Pin Assignment (1 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device


	Symbol	fechnology for LCD interface and high speed data fransfer device. Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	NC	No Connect
4	NC	No Connect
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	•	60	-	Hz
Clock fre	Clock frequency		66.9	72	80	MHz
	Period	T _V	788	824	768+A	
Vertical	Active	T VD	768			\mathbf{T}_{Line}
Section	Blanking	T∨B	20	56	Α	
	Period	T _H	1416	1456	1366+B	
Horizontal	Active	T _{HD}		1366		T Clock
Section	Blanking	Тнв	50	90	В	


Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1366+B)*(768+A)*60<80MHz




6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:





Display Port panel power sequence timing parameter:

Timing	Description	David Ive		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.

Display Port panel B/L power sequence timing parameter:





Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X.Y.Z. one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20 $^{\circ}$ to 60 $^{\circ}$, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
E3D	Air: ±15 KV	

Note 1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed.

Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




Product Specification

AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension






8.1.2 Standard Rear View



Product Specification

AU OPTRONICS CORPORATION



B156XW04 V7 <u>Document Version: 0.2</u> 27 of 36



9. Shipping and Package

9.1 Shipping Label Format



Manufactured MM/WW Model No: B156XW04 V7 **AU Optronics** MADE IN CHINA (501) H/W: **0**A F/W:1

C 队 US E204356











9.2 Carton Package

The outside dimension of carton is 480(L)mm x 341 (W)mm x 302 (H)mm







9.3 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

(1) Handling method notice



Do not lift and hold the panel with single hand at right or left side from tray.



Lift and hold the panel up with both hands from tray.

(2) On the table notice



Do not press edge of panel to avoid glass broken.



Do not press the surface of the panel to avoid the glass broken or polarizer scratch.







Do not put anything or tool on the panel to avoid the glass broken or polarizer scratch.

(3) Cable assembly notice




Do not insert the connector with single hand and touching the PCBA.



Insert the connector by pushing right and left edge.



9.4 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	111111111	255	
04		FF	111111111	255	
05		FF	111111111	255	
06		FF	111111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	EC	11101100	236	
ОВ	hex, LSB first	47	01000111	71	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
OF		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def . (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
	Feature support (no DPMS, Active OFF,	· ·			
18	RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	ОВ	00001011	11	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	B5	10110101	181	
1B	Red x (Upper 8 bits)	97	10010111	151	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	54	01010100	84	
1E	Green y	8C	10001100	140	
1F	Blue x	26	00100110	38	
20	Blue y	23	00100011	35	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	0000000	0	
25	Established timing 3	00	00000000	0	



26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	
29	0.0	01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	0000001	1	
30	Standard timing #6	01	0000001	1	
31		01	0000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	CE	11001110	206	
37	Pixel Clock/10000 USB	1D	00011101	29	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits	E2	11100010	226	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	00	00000000	0	
3C	Vertical Blanking Lower 8bits	1E	00011110	30	
3D	Vert Act: Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	26	00110000	38	
3F	HorzSync.Width	16	00010110	22	
40	VertSync.Offset: VertSync.Width	36	00110110	54	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
	Horizontal & Vertical Image Size (upper				
44	4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
10	Signal (non-intr, norm, no stero, sep		0000000		
47	sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	DF	11011111	223	40Hz frame
49	Pixel Clock/10,000 (MSB)	13	00010011	19	rate
4A	Horizontal Addressable Pixels, lower 8 bits	56	01010110	86	
4B	Horizontal Blanking Pixels, lower 8 bits	E2	11100010	226	
40	H Pixels, upper nibble : H Blanking, upper	ΕO	01010000	90	
4C	nibble Vertical Addressable Lines, lower 8 bits	50	01010000	80 0	
4D	Vertical Blanking Lines, lower 8 bits	00 1E	00000000		
4E	vertical platfixing littes, lower o bits	1E	00011110	30	

......



	AU OPTRONICS COI	RPORATION			
4F	V lines, upper nibble : V blanking, upper nibble	30	00110000	48	
50	Horizontal Front Porch, lower 8 bits	26	00100110	38	
51	Horizontal Sync Pulse, lower 8 bits	16	00010110	22	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	36	00110110	54	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	58	01011000	88	
55	Vertical Image Size in mm, lower 8 bits	C1	11000001	193	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	
59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	HA	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	HBP	00	00000000	0	
61	НВ	00	00000000	0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	VS	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	0C	00001100	12	
72	PWM % [7:0] @ Step 5	33	00110011	51	
73	PWM % [7:0] @ Step 10	F9	11111001	249	
74	Nits [7:0] @ Step 0	0A	00001010	10	
75	Nits [7:0] @ Step 5	3C	00111100	60	Brightness
76	Nits [7:0] @ Step 10	64	01100100	100	Table
	Panel Electronics Power @ 32x32 Chess				Power
77		1F	00011111	31	

......



	Pattern =				
78	Backlight Power @ 60 nits =	14	00010100	20	
79	Backlight Power @ Step 10 =	22	00100010	34	
7A	Nits @ 100% PWM Duty =	6E	01101110	110	Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	3E	00111110	62	