TECHNICAL DATA

$\underline{TX38D88VC1GAF}$

$\underline{\textbf{CONTENTS}}$

No.	Item	Page		
	COVER	1-1/1		
_	DESCRIPTION	2-1/1		
1	ELECTRICAL CHARACTERISTICS	3-1/2 - 2/2		
2	INTERFACE PIN CONNECTION	4-1/1		
3	DIMENSIONAL OUTLINE	5-1/1		

DESCRIPTION

This specification is applied to the following TFT Liquid Crystal Display Module with Back-light unit.

Note: Inverter device for Back-light is not built in and so it needs to be prepared on your side.

GENERAL SPECIFICATIONS

Type name : TX38D88VC1GAF

Display Area : $(H)304.128 \times (V)228.096$ [mm]

Display Pixels : $(H)1,024 \times (V)768$ pixels (Display Dots) : $(H(1,024 \times 3) \times V768$ [dots])

Voltage of V_{DD} : 3.3 V

Pixel Pitch : $(H)0.297 \times (V)0.297 \text{ [mm]}$

Color Pixel Arrangement : R•G•B Vertical Stripe

Display Mode : Transmissive &

Normally White Mode

Color Number : 262k Colors

Direction with Wider

Viewing Angle

: Lower side of 6 o'clock

(Azimuth $\phi = 270^{\circ}$)

Dimensions Outlines : (H)315.8 typ. \times (V)241.5 typ. \times (t)9.7 max [mm]

Weight : 800 typ. [g]

Interface : 1ch-LVDS

Surface Polarizing Film : Glare Polarizing Film with Antireflection Coating

Back-light : Two Cold Cathode Fluorescent Lamps

(Lower side)

Back-light inverter is not contained in Module.

1. ELECTRICAL CHARACTERISTICS

(1) TFT LIQUID CRYSTAL DISPLAY MODULE


Ta=25°C, Vss=0V

Item		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		$V_{ m DD}$	3.0	3.3	3.6	V	
Differential Input Voltage	Hi	V_{IH}	-	-	+100	mV	1)
for LVDS Receiver Threshold	Lo	$ m V_{IL}$	-100	-	-	III V	1)
Power Supply Current		I_{DD}	_	350	500	mA	2), 3)
Vsync Frequency		f_V	_	60	65	Hz	4), 5)
Hsync Frequency		$ m f_{H}$	_	48.5	52.4	kHz	4)
DCLK Frequency		$ m f_{CLK}$	62	65	68	MHz	4)

Note 1) VCM=+1.25V

VCM is common mode voltage of LVDS transmitter/receiver.


The input terminal of LVDS transmitter is terminated with 100Ω .



2) fv=60Hz, f_{CLK}=65MHz, V_{DD}=3.3V, DC Current.

Typical value is measured when displaying vertical 64 gray scale.

Maximum is measured when displaying Vertical-stripe (Black-Gray 7).



- 3) As this module contains 0.8A fuse, prepare current source that is enough for cutting current fuse when a trouble happens. (larger than 2.0A.)
- 4) For LVDS Transmitter Input
- 5) Vsync Frequency (f_V) (Recommendation): 60Hz Flicker level will be worse by shift of Vsync Frequency.

(2) BACK-LIGHT UNIT (Per One CCFL)

Ta=25°C, GND=0V

Item	Symbol	Min.	Тур.	Max.	Unit	Note	
Lamp Current	T_	2.8	6.0	6.5	mArms	1), 2)	
Lamp Current	1_{L}	1	_	10	mA0-peak		
Lamp Voltage	$ m V_L$	ı	740	1	Vrms		
Frequency	$ m f_{L}$	40		70	kHz	3)	
Starting Lamp Voltage	V_{S}	1085	_	-	Vrms	4)	
Starting Lamp Voltage		1310	_	_	T vrms	4), 5)	

- Notes 1) The specification shall be applied to each CCFL. The specification is defined at ground line.
 - 2) Higher I_L cause the short life time of CCFL.
 - 3) Lighting frequency for a CCFL may cause the interference with scanning frequency and cause beat or flicker on the display. Therefore, Lighting frequency shall be as different as possible from scanning frequency in order to avoid the interference.
 - 4) Starting Lamp Voltage should be more than V_S (Min.).
 - 5) Ta=0°C
 - 6) Distribution difference of CCFLs surface temperature should be less than 5°C.
 - 7) When the lighting wave form of the inverter is asymmetry, the inclination of mercury is generated. Therefore, please adjust the imbalance factor ($|I_P-I_{-P}|/I_{rms}\times 100$) of the lighting current wave form to 10% or less, and adjust the crest factor (I_P (or I_P)/ I_{rms}) to 1.2~1.6.
 - 8) The lighting wave form of the inverter is in-phase in a lamp unit.

2. INTERFACE PIN CONNECTION

(1) TFT LIQUID CRYSTAL DISPLAY MODULE

CN1 <<JAE FI-XB30SL-HF10 or Equivalent>>

Pin No.	Symbol	Function					
_	VCC	Ground					
1	VSS						
2	WDD	Power Supply 3.3V (typical)					
3	VDD						
4	VSS	Ground					
5	VSS	Ground					
6	VSS	Ground					
7	VSS	Ground					
8	ROin0-	LVDS Receiver Signal (-) $(R0 \sim R5)$, G0)				
9	ROin0+	LVDS Receiver Signal (+) $(R0 \sim R5)$, G0)				
10	VSS	Ground					
11	ROin1-	LVDS Receiver Signal (-) $(G1 \sim G5)$	6, B0 ~ B1)				
12	ROin1+	LVDS Receiver Signal (+) $(G1 \sim G5)$	5, B0 ~ B1)				
13	VSS	Ground					
14	ROin2-	LVDS Receiver Signal (-) $(B2 \sim B5)$, HS, VS, DE)				
15	ROin2+	LVDS Receiver Signal (+) $(B2 \sim B5)$, HS, VS, DE)				
16	VSS	Ground					
17	CLKO-	LVDS Clock Signal(-)					
18	CLKO+	LVDS Clock Signal(+)					
19	VSS	Ground					
20	REin0-	NC					
21	REin0+	NC					
22	VSS	Ground					
23	REin1-	NC					
24	REin1+	NC					
25	VSS	Ground					
26	REin2-	NC					
27	REin2+	NC					
28	VSS	Ground					
29	CLKE-	NC					
30	CLKE+	NC					
_	VSS	Ground					

Note 1) All VSS pins should be connected to GND (0V).

Metal bezel is connected internally to VSS.


- 2) All VDD pins should be connected to +3.3V.
- 3) All NC pins should be kept Open.

(2) BACK-LIGHT UNIT

CN2, CN3 << JST BHSR-02VS-1 or Equivalent>>

· -, · -	O ON I DIIK	210 0 2 (
Pin No.	Symbol	DESCRIPTION	Reference
1	VL	Power Supply	
2	GND	GND (0V)	

3. DIMENSIONAL OUTLINE



Note

UNIT:mm