

() Preliminary Specifications(V) Final Specifications

Module 13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight design	
Model Name	B133HAN02.1 (H/W:0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	s subject to change

Approved by	Date			
<u>Marcus Yen</u>	<u>2014/11/18</u>			
Prepared by	Date			
<u>Katrina Chen</u>	<u>2014/11/18</u>			
NBBU Marketing Division AU Optronics corporation				



Contents

2. General Description	
	5
-	6
3. Functional Block Diagram	
4. Absolute Maximum Ratings	
_	11
4.2 Absolute Ratings of Environment	11
5. Electrical Characteristics	
5.1 TFT LCD Module	12
5.2 Backlight Unit	15
6. Signal Interface Characteristic	
	16
6.2 Integration Interface Requirement	17
	19
	20
7. Panel Reliability Test	
7.1 Vibration Test	23
7.2 Shock Test	23
7.3 Reliability Test	23
8. Mechanical Characteristics	24
8.1 LCM Outline Dimension	24
9. Shipping and Package	
	26
	26
_	27
10. Appendix: EDID Description	



Record of Revision

Ver	rsion and Date	Page	Old description	New Description	Remark
0.1	2014/05/02	All	First edition for customer		
0.2	2014/08/11	29	Update EDID		
0.3	2014/10/27	24	Update Drawing		
1.0	2014/11/18	All	Final Specifications		



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B133HAN02.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262K colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B133HAN02.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	336.71	336.71				
Active Area	[mm]	293.472 X 165.07	'8				
Pixels H x V		1920x 3(RGB) x 1	080				
Pixel Pitch	[mm]	0.15285X0.15285					
Pixel Format		R.G.B. Vertical St	ripe				
Display Mode		Normally Black					
White Luminance (ILED=21mA) (Note: ILED is LED current)	[cd/m ²]	330 typ. (5 points average) 280 min. (5 points average)					
Luminance Uniformity		1.25 max. (5 points)					
Contrast Ratio		700 typ					
Response Time	[ms]	25 typ / 35 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ					
Power Consumption	[Watt]	5.05 max. (Include Logic and BLU)					
Weight	[Grams]	230max					
Physical Size			Min.	Тур.	Max.		
	[mm]	Length	304.9	305.4	305.9		
	[]	Width (w/o FPCa) 194.41 194.91 195.41		195.41			
		Thickness 2.6					
Electrical Interface		eDP 1.3 (2 Lane) (with PSR)					
Glass Thickness	[mm]	0.3					
Surface Treatment		Anti-Glare, Hardness 3H					
Support Color		262K colors (RGI	B 6-bit)				



Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25 $^\circ\!\mathbb{C}$ (Room Temperature) :


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=21mA			5 points average	280	330	-	cd/m ²	1, 4, 5.
Minutes of Asserts		$egin{array}{c} heta_{ extsf{R}} \ heta_{ extsf{L}} \end{array}$	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	
Viewing Ar	igie	ф н ф ∟	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	-		4, 9
Luminan Uniformi		δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points	-	-	1.66		2, 3, 4
Contrast Ratio		CR		500	700	-		4, 6
Cross ta	lk	%				4		4, 7
Response	Гіте	T _{RT}	Rising + Falling	-	25	35	msec	4, 8
Red		Rx		0.605	0.635	0.665		
	Hea	Ry		0.305	0.335	0.365		
0.1	Green	Gx		0.270	0.300	0.330		
Color / Chromaticity	Green	Gy		0.572	0.602	0.632		
Coodinates	Blue	Вх	CIE 1931	0.115	0.145	0.175		4
		Ву		0.025	0.055	0.085		
	\//bi+a	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)




Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2 _		Maximum Brightness of five points
δ _{W5}	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L) :

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Note 7: Definition of Cross Talk (CT) $CT = |Y_B - Y_A| / Y_A \times 100 \text{ (\%)}$ Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION




Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 30 Pin



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_		1.3	[Watt]	Note 1
IDD	IDD Current	-	-	363	[mA]	Note 1
I Rush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: White Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition






Vin rising time

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;


Display Port main link signal:



Display port main link									
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		V				
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV				

Follow as VESA display port standard V1.3

Display Port AUX_CH signal:



	Display port AUX_CH									
		Min	Тур	Max	unit					
VCM	AUX DC Common Mode Voltage	-	0		V					
$VDiff_{P-P}$	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V					

Follow as VESA display port standard V1.3

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.3



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.75	[Watt]	(Ta=25℃), Note 1 Vin =12V
LED Life-Time	N/A	12000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2 I _F =21 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0 *Note 2	12.0	21.0	[Volt]	
LED Enable Input High Level		2.2	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.6	[Volt]	
PWM Logic Input High Level		2.2	-	5.5	[Volt]	Define as
PWM Logic Input Low Level	VPWM_EN	-	-	0.6	[Volt]	Connector
PWM Input Frequency	FPWM	200	1K	10K	Hz	Interface (Ta=25°C)
PWM Duty Ratio	Duty	1 *Note 3		100	%	(12 20 0)

Note 1: Recommend system pull up/down resistor no bigger than 10KOhm

Note 2: measured in panel VIN

Note 3: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz . The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									1	920	
1st Line	R	G	В	R	G	В		R	G	В	R	G B	,
							1						
		•			•		•		•			•	
							•						
							•						
		•			1		•		•			•	
							•						
							•						
								<u> </u>					
1080th Line	R	G	В	R	G	В		R	G	В	R	G B	

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	I-PEX 20455-030E-12 or compatible
Mating Housing/Part Number	I-PEX 20453-030T-01 or compatible

6.2.2 Pin Assignment (2 Lane)


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

Pin assignment of Base panel is as below,

Pin	Signal Name	Description
1	NC	NC
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground




20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_ENABLE	Backlight On/Off
23	BL_PWM_DIM	System PWM signal input for dimming
24	NC-Reserved	Reserved
25	NC-Reserved	Reserved
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	NC



Note1: Start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame	e Rate	-		60	-	Hz	
Clock from	equency	1/ T _{Clock}	66.6	72	80	MHz	
	Period	T _V	1090	1116	1080+A		
Vertical	Active	T _{VD}	1080			T_{Line}	
Section	Blanking	T _{VB}	10	36	Α		
	Period	T _H	1000	1052	960+B		
Horizontal	Active	T _{HD}		960		T_{Clock}	
Section	Blanking	T _{HB}	40	92	В		


Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1920+B)*(1080+A)*60 < 149.1 MHz

AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION


Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
тз	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	150ms			

- **Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
 - -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
 - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- **Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- **Note 3:** The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current l²t is under typical melt of fuse Spec. , there is no mentioned problem.



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension

8.1.1 Standard Front View




133HAN02.1 Document Version: 1.0 24 of 3



AU OPTRONICS CORPORATION

8.1.2 Standard Rear View & Key components remark and remind

Prevention damage the IC, connector, Capacitor...., we recommend your design (Ex: cable, rib, hardness parts) far away those section those have remarked at this drawing.



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B133HAN02.1 Document Version : 1.0 25 of 31




9. Shipping and Package

9.1 Shipping Label Format




9.2 Carton Package





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
80	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	2D	00101101	45
0B	hex, LSB first	21	00100001	33
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	17	00010111	23
12	EDID Structure Ver.	01	0000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1D	00011101	29
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	92	10010010	146
1A	Blue/white low bits (Lower 2:2:2:2 bits)	27	00100111	39
1B	Red x (Upper 8 bits)	98	10011000	152
1C	Red y/ highER 8 bits	58	01011000	88
1D	Green x	52	01010010	82
1E	Green y	95	10010101	149
1F	Blue x	26	00100110	38
20	Blue y	1F	00011111	31
21	White x	4D	01001101	77
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0



25	Fotoblished timing 2	00	00000000	0
26	Established timing 3 Standard timing #1	01	0000000	0 1
27	Standard timing #1	01	0000001	' 1
28	Standard timing #2	01	0000001	<u>'</u> 1
29	Standard timing #2	01	0000001	<u>'</u> 1
29 2A	Standard timing #2	01		<u>'</u> 1
2B	Standard timing #3		00000001	<u>'</u> 1
2B 2C	Ctondard timing #4	01 01	00000001	<u>'</u> 1
2D	Standard timing #4		00000001	-
2E	Chandand timing #F	01	00000001	11
	Standard timing #5	01	00000001	1
2F	Ohana danid kina ina 1110	01	00000001	11
30	Standard timing #6	01	00000001	1
31	0. 1.1	01	00000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	<u> </u>
34	Standard timing #8	01	00000001	1
35	Di 101 1/2000 10D	01	00000001	1
36	Pixel Clock/10000 LSB	1D	00011101	29
37	Pixel Clock/10000 USB	36	00110110	54
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	A0	10100000	160
3A	HorzAct:HorzBlnk Upper 4:4 bits Vertical Active Lower 8bits	70	01110000	112
3B		38	00111000	56
3C	Vertical Blanking Lower 8bits	1E	00011110	30
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	30	00110000	48
3F	HorzSync.Width	20	00100000	32
40	VertSync.Offset : VertSync.Width	8E	10001110	142
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	25	00100101	37
43	Vertical Image Size Lower 8bits	A5	10100101	165
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A		00	00000000	0
4B		0F	00001111	15
4C		00	00000000	0
4D		00	00000000	0
4E		00	00000000	0
4F		00	00000000	0



50		00	00000000	0
51		00	0000000	0
52		00	00000000	0
53		00	00000000	0
54		00	00000000	0
55		00	00000000	0
56		00	00000000	0
57		00	00000000	0
58		00	00000000	0
59		20	00100000	32
5A	Detailed timing/monitor	00	0000000	0
5B	descriptor #3	00	00000000	0
5C	docompton no	00	00000000	0
5D		FE	11111110	254
5E		00	0000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	33	00110011	51
74	Manufacture P/N	33	00110011	51
75	Manufacture P/N	48	01001000	72
76	Manufacture P/N	41	01000001	65
77	Manufacture P/N	4E	01001110	78
78	Manufacture P/N	30	00110000	48
79	Manufacture P/N	32	00110010	50
7A	Manufacture P/N	2E	00101110	46



7B	Manufacture P/N	31	00110001	49
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7 F	Checksum	06	00000110	6

B133HAN02.1 Document Version : 1.0 31 of 31

Studio Technology Co. Ltd. (www.yslcd.com.tw)