

- □ Tentative Specification□ Preliminary Specification
- Approval Specification

# MODEL NO.: N156HCA SUFFIX: GA3 Rev.C1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your corsignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By		
吳柏勳	龔恬永	蔡振法		

Version 3.0 20 November 2017 1 / 47



### **CONTENTS**

43
35
33
30
28
28
28
28
27
26
25
24
24
23
19
19
19
16
15
14
13
13
12
10
8
8
6
6
6
5
5
5
5
4
4 4



### **REVISION HISTORY**

Version	Date	Page	Description
3.0	Nov.06, 2017	All	Spec Ver.3.0 was first issued.

Version 3.0 20 November 2017 3 / 47



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N156HCA-GA3 is a 15.6" (15.6" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD AAS mode and can display 262,144 colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.6 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-
Pixel Arrangement	el Arrangement RGB vertical stripe		-
Display Colors	olors 262,144		-
Transmissive Mode Normally Black		-	-
Surface Treatment Hard coating (3H), Anti-Glare		-	-
Luminance, White	400	Cd/m2	
Color Gamut	72%	NTSC	
Power Consumption	Total 5.3 W (Max.) @ cell 0.9 W (Max.)		(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2$  °C, whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	350.36	350.66	350.96	mm	
Module Size	Vertical (V)	215.75	216.25	216.75	mm	(1)(2)
	Thickness (T)	-	3.05	3.20	mm	
Active Area	Horizontal	344.06	344.16	344.26	mm	
Active Area	Vertical	193.49	193.59	193.69	mm	
V	Veight	-	355	370	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

#### (2) Dimensions are measured by caliper.



#### 2.1 CONNECTOR TYPE

Please refer appendix outline drawing for detail design.

Connector Part No.: I-PEX-20455-030E-76

User's connector Part No: I-PEX-20453-030E-03


#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max.
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

#### **Relative Humidity (%RH)**



#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE


Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic		
Power Supply Voltage	VCCS	-0.3	+4.0	V	(4)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

<u>Version 3.0</u> 20 November 2017 **5 / 47** 

#### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	LCD logic and driver power	
13	VCCS	LCD logic and driver power	
14	NC	No Connection (Reserved for LCD test)	
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	HPD signal pin	
18	BL_GND	Backlight ground	
19	BL_GND	Backlight ground	
20	BL_GND	Backlight ground	
21	BL_GND	Backlight ground	
22	LED_EN	Backlight on /off	
23	LED_PWM	System PWM signal input for dimming	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	Backlight power	

Version 3.0 20 November 2017 6 / 47



27	LED_VCCS	Backlight power	
28	LED_VCCS	Backlight power	
29	LED_VCCS	Backlight power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



**PCBA** 



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Lloit	Note
			Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		$V_{RP}$	-		100-	mV	(1)
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)
Dower Cumply Current	Mosaic			250	273	mA	(3)a
Power Supply Current	Black			233	260	mA	(3)
HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)
LIDD	High Level		2.25	-	2.75	V	(5)
HPD	Low Level		0	-	0.4	V	(5)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




### VCCS rising time is 0.5ms





- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25  $\pm$  2 °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.
  - a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.




#### 4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol	Value			Unit	Note
Falai	netei	Cymbol	Min.	Тур.	Max.	Offic	Note
Converter Input Pov	ver Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	LED_EN Impedance		30K	-	-	ohm	(4)
DWM Control Lovel	PWM High Level		2.2	-	5	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED		343	367	mA	(3)


Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta =  $25 \pm 2$  °C,  $f_{PWM}$  = 200 Hz, Duty=100%.



#### VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$
  $N: \mathsf{Integer}\ (N \ge 3)$   $f: \mathsf{Frame\ rate}$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.




#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devementer	Cumahal		Value		l lmit	Note	
Parameter	Symbol	Min.	Min. Typ.		Unit	Note	
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(1)(2)(Duty(1009))	
LED Light Bar Power Supply Current	lL		123		mA	-(1)(2)(Duty100%)	
Power Consumption	PL	3.2	3.57	3.69	W	(3)	
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> = 20.5 mA (Per EA) until the brightness becomes  $\leq 50\%$  of its original value.




### 4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)

Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C ML Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 20 November 2017 13 / 47



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[	Data		al							
	Color			Re							een						ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	GO	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	;	:	;	;	:	;
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


#### Refresh Rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	151.6	152.84	154.04	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

Refresh rate 40Hz (Power Saving Mode)


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	151.6	152.84	154.04	MHz	-
	Vertical Total Time	TV	1694	1698	1702	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	618	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

#### **INPUT SIGNAL TIMING DIAGRAM**





#### 4.6 POWER ON/OFF SEQUENCE





#### **Timing Specifications**

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500		ms	-
t <sub>A</sub>	LED power rail rise time, 10% to	Source	0.5	10	ms	-



	90%					
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t <sub>D</sub>	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	(0)	-	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	(0)	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

  The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 20 November 2017 18 / 47



#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V <sub>cc</sub>	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	IL	123	mA			

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		500	700	-	-	(2), (5),(7)	
Doonanaa Tima		$T_R$		-	11	14	ms		
Response Time		$T_F$		-	9	11	ms	(3),(7)	
Average Luminance of White		Lave		300	400	-	cd/m <sup>2</sup>	(4), (6),(7)	
	Red	Rx			0.640		-		
	Reu	Ry	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$		0.330		-	(1),(7)	
	Green	Gx	Viewing Normal Angle		0.300		-		
Color	Orcen	Gy		Тур –	0.600	Typ +	-		
Chromaticity	Blue	Вх		0.03	0.150	0.03	-		
		Ву			0.060		-		
	White	Wx			0.313		-		
	VVIIILE	Wy			0.329		-		
Color g	amut	C.G		68	72		%	(8)	
	Horizontal	$\theta_x$ +		80	89				
Viouring Angle	Horizontal	$\theta_{x}$ -	CD> 10	80	89	-	Dog	(1),(5),	
Viewing Angle	Vartical	θ <sub>Y</sub> +	CR≥10	80	89	-	Deg.	(7)	
	Vertical	θ <sub>Y</sub> -		80	89	-			
White Variation		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	90	-	%	(5),(6),	
		$\delta W_{13p}$	$\theta_x$ =0°, $\theta_Y$ =0°	65	75	-	%	(7)	



 $\theta x + = 90^{\circ}$ 

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):



$$\theta x = \theta y = 0^{\circ}$$

$$\theta y - \theta y + \theta$$

Note (2) Definition of Contrast Ratio (CR):

 $\theta_{V^{-}} = 90^{\circ}$ 

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points


$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)



#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




#### Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$ 

 $\delta W_{13p} = \{Minimum [L (1) \sim L (13)] / Maximum [L (1) \sim L (13)]\}*100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 20 November 2017 21 / 47



Note (8) Definition of color gamut (C.G%):


C.G%= RGB/ R<sub>0</sub> G<sub>0</sub> B<sub>0</sub>,\*100%

R<sub>0</sub>, G<sub>0</sub>, B<sub>0</sub>: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 $R_0 \; G_0 \; B_0 \, ;$  area of triangle defined by  $R_0, \; G_0, \; B_0$ 

R G B: area of triangle



defined by R, G, B



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



#### 7. PACKING

#### 7.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.






10





(a) Model Name: N156HCA-GA3

(b) Revision: Rev. XX, for example: C1, C2 ...etc. for INX internal used



(d) Production Location: MADE IN XXXX.

(e) UL Logo: XXXX is UL factory ID. ( XXXXX is a blank or a minimum of 4 or 5 English characters, only for INX internal used)

(f) Right side barcode for customer used

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

#### CT serial ID:

S/N	CT: XXXXXXXXXXXXXX
CT:	Title
С	LCD Display Module
GGBA	Assembly Code
XX	Revision
XX	Supplier /Site of MFG
XX	Week/Year of MFG
XXX	Serial number. From 000000 to 999999



#### 7.2 CARTON

(1)Box Dimensions : 500(L)\*370(W)\*270(H) (2)20 Modules/Carton




Figure. 7-2 Packing method



#### 7.3 PALLET




Figure. 7-3 Packing method



#### 7.4 UN-PACK METHOD




Figure. 7-4 Un-Packing method



#### 8. PRECAUTIONS

#### **8.1 HANDLING PRECAUTIONS**

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.
- (12) Do not re-attach protective film onto the polarizer because of risk of bubble mura and dust.

#### 8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.
- (4) IF system interfere with panel or twist panel while system operation. It may cause ripple or noise or



other side effect. Please prevent such twist or interfere by system operation

(5) P-cover tape will bulge without external force due to the material character of P-cover tape. The tolerance of P-cover tape thickness will not exceed 2 mm from surface of polarizer and thickness of PCBA side can be reformed to normal thickness by external force



#### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	F6	11110110
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	11	00010001
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.640	A3	10100011
28	1C	Ry=0.330	54	01010100
29	1D	Gx=0.300	4C	01001100
30	1E	Gy=0.600	99	10011001
31	1F	Bx=0.150	26	00100110
32	20	By=0.060	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001



444         2C         Standard timing ID # 4         01         0000000           45         2D         Standard timing ID # 5         01         0000000           47         2F         Standard timing ID # 5         01         0000000           48         30         Standard timing ID # 6         01         0000000           50         32         Standard timing ID # 7         01         0000000           51         33         Standard timing ID # 8         01         0000000           52         34         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           54         38         Standard timing ID # 8         01         0000000           55         37         # 1 Pixel clock (rex LSB first)         38         0111010           55         38         # 1 Hactive ("1920")         80         0100000           57         39         # 1 H blank ("1920": 330")         71         0111000	A1 11	1370			1
45 2D Standard timing ID #4  46 2E Standard timing ID #5  47 2F Standard timing ID #5  48 30 Standard timing ID #6  49 31 Standard timing ID #6  49 31 Standard timing ID #6  49 31 Standard timing ID #6  50 32 Standard timing ID #7  51 33 Standard timing ID #7  52 34 Standard timing ID #8  53 35 Standard timing ID #8  54 01 0000000  55 33 Standard timing ID #8  56 31 Standard timing ID #8  57 39 Estandard timing ID #8  58 Detailed timing description #1 Pixel clock ( "152.84"MHz, According to B4  59 Jan #1 Pixel clock (hex LSB first)  50 3F #1 Pixel clock (hex LSB first)  51 33 Standard timing ID #8  52 34 Standard timing ID #8  53 35 Standard timing ID #8  54 01 0000000  55 37 #1 Pixel clock (hex LSB first)  56 38 #1 H active ("1920")  57 39 #1 H blank ("300")  58 3A #1 H active ("1980")  59 3B #1 V active ("1080")  60 3C #1 V blank ("52")  61 3D #1 V blank ("52")  62 3E #1 H sync offset ("48")  63 3F #1 H sync offset ("48")  64 40 #1 V sync offset : V sync pulse width ("6 : 8")  65 41 H in H ange size ("198 mm")  66 42 #1 H in H mage size ("198 mm")  67 43 #1 V image size ("198 mm")  68 44 *1 H in Hange size ("100 mmal bislay, Digital separate, Positive Hsync,  70 46 #1 V boarder ("0")  71 48 *22 : 6 : 8")  72 48 *2 Fixel clock (hex LSB first)  83 0011100  74 48 *2 Fixel clock (hex LSB first)  75 48 *2 Fixel clock (hex LSB first)  76 40 #2 *2 H active ("1980")  77 48 *2 Fixel clock (hex LSB first)  78 49 *4 *4 *4 *4 *4 *4 *4 *4 *4 *4 *4 *4 *4		2B	Standard timing ID # 3	01	00000001
46         2E         Standard timing ID # 5         01         0000000           47         2F         Standard timing ID # 5         01         0000000           48         30         Standard timing ID # 6         01         0000000           49         31         Standard timing ID # 6         01         0000000           50         32         Standard timing ID # 7         01         0000000           51         33         Standard timing ID # 8         01         0000000           52         34         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           54         36         VESA CVT Rev1.4.)         38         0111010           55         37         # 1 Pixel clock (hex LSB first)         38         0111010           56         38         # 1 H active ("1920")         80         1000000           57         39         # 1 H active ("1920")         80         1000000           58         3A         # 1 H active ("1080")         38         0011100           59         3B         # 1 V active ("1080")         38         0011100           60	44	2C	Standard timing ID # 4	01	00000001
47 2F Standard timing ID # 5 01 0000000 48 30 Standard timing ID # 6 01 0000000 50 32 Standard timing ID # 7 01 0000000 51 32 Standard timing ID # 7 01 0000000 52 34 Standard timing ID # 8 01 0000000 53 35 Standard timing ID # 8 01 0000000 54 36 Standard timing ID # 8 01 0000000 55 33 35 Standard timing ID # 8 01 0000000 56 33 35 Standard timing ID # 8 01 0000000 57 39 1 Pixel clock (lex LSB first) 38 0011101 58 37 # 1 Pixel clock (lex LSB first) 38 0011101 58 38 # 1 H active ("1920") 80 1000000 59 38 # 1 H blank ("330") 4A 011011 59 38 # 1 H blank ("350") 38 0011100 60 3C # 1 V blank ("52") 34 0011010 61 3D # 1 V active : V blank ("1080 : 52") 40 011010 62 3E # 1 H sync offset ("48") 30 0011000 63 3F # 1 H sync pulse width ("32") 20 0010000 64 40 # 1 V sync offset : V sync pulse width ("6 : 8") 68 011010 65 41 V blanc y blanc	45	2D Standard timing ID # 4		01	00000001
48 30 Standard timing ID #6 01 0000000 49 31 Standard timing ID #6 01 0000000 50 32 Standard timing ID #7 01 0000000 51 33 Standard timing ID #7 01 0000000 52 34 Standard timing ID #8 01 0000000 53 35 Standard timing ID #8 01 0000000 54 Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #1 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, According to Detailed timing description #2 Pixel clock (*152.84*MHz, Ac	46	2E	Standard timing ID # 5		00000001
49 31 Standard timing ID # 6 01 0000000 50 32 Standard timing ID # 7 01 0000000 51 33 Standard timing ID # 7 01 0000000 52 34 Standard timing ID # 8 01 0000000 53 35 Standard timing ID # 8 01 0000000 54 36 VESA CVT Rev1.4 ) 55 37 # 1 Pixel clock (hex LSB first) 38 011100 56 38 # 1 H active ("1920") 80 1000000 57 39 # 1 H blank ("330") 4A 0100101 58 3A # 1 H active ("1920") 34 0011101 60 3C # 1 V blank ("52") 34 0011010 61 3D # 1 V active ("1080") 34 0011100 62 3E # 1 H sync offset ("48") 30 0011000 63 3F # 1 H sync offset ("48") 30 0011000 64 40 # 1 V sync offset ("48") 58 0101000 65 41 ("48 : 32 : 6 : 8") 40 0000000 67 48 # 2 H active ("1080") 68 010100000000000000000000000000000000	47	2F	Standard timing ID # 5		00000001
50         32         Standard timing ID # 7         01         0000000           51         33         Standard timing ID # 8         01         0000000           52         34         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           54         36         Detailed timing description # 1 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)         84         1011010           55         37         # 1 Pixel clock (hex LSB first)         38         0011101           56         38         # 1 H active ("1920")         80         1000000           57         39         # 1 H blank ("330")         4A         1010100           58         3A         # 1 H active: H blank ("1920: 330")         71         0111000           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V active: V blank ("1080: 52")         40         0100000           62         3E         # 1 H sync offset: V sync offset: V sync width ("48: 32: 6: 8")         20         0010000           63         3F H 1 H sync offset: V sync offset: V sync width ("48: 32: 6: 8")         68         0110100	48	30	Standard timing ID # 6	01	00000001
51         33         Standard timing ID # 7         01         0000000           52         34         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           54         Detailed timing description # 1 Pixel clock ( "152.84"MHz, According to VESA CVT Rev1.4 )         38         10011010           55         37         # 1 Pixel clock (hex LSB first)         38         0011101           56         38         # 1 H active ("1920")         80         1000000           57         39         # 1 H blank ("300")         4A         0100101           58         3A         # 1 H active : H blank ("1920: 330")         71         0111000           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V active : V blank ("1080: 52")         40         0100000           62         3E         # 1 H sync offset : V sync pulse width ("32")         20         0010000           63         3F         # 1 H sync offset : V sync pulse width ("6 : 8")         68         0110100           64         40         # 1 V sync offset : V sync pulse width ("5 : 8")         68         0110100	49	31	Standard timing ID # 6	01	0000001
52         34         Standard timing ID # 8         01         0000000           53         35         Standard timing ID # 8         01         0000000           54         36         Standard timing ID # 8         01         0000000           55         37         # 1 Pixel clock (flex LSB first)         3B         0011101           56         38         # 1 H blank ("1920")         80         1000000           57         39         # 1 H blank ("330")         4A         0100101           58         3A         # 1 H active: H blank ("1920: 330")         71         0111000           59         3B         # 1 V active ("1080")         38         0011100           60         3C         # 1 V blank ("1080: 52")         34         0011010           61         3D         # 1 V active: V blank ("1080: 52")         40         0100000           62         3E         # 1 H sync offset ("48")         30         0011100           63         3F         # 1 H sync offset: V sync pulse width ("6: 8")         68         0110100           64         40         # 1 V sync offset: H sync pulse width: V sync offset: V sync width         00         0000000           67         43         # 1 H imag	50	32	Standard timing ID # 7	01	0000001
53         35         Standard timing ID # 8         01         0000000           54         36         Detailed timing description # 1 Pixel clock ( "152.84"MHz, According to VESA CVT Rev1.4)         84         1011010           55         37         # 1 Pixel clock (hex LSB first)         38         0011101           56         38         # 1 H active ("1920")         80         1000000           57         39         # 1 H blank ("330")         71         0110000           58         3A         # 1 H active : H blank ("1920 : 330")         71         0110000           59         3B         # 1 V active : V blank ("1080 : 52")         34         0011100           60         3C         # 1 V active : V blank ("1080 : 52")         40         0100000           61         3D         # 1 V sync offset : V blank ("1080 : 52")         40         0100000           62         3E         # 1 H sync offset : V sync bulse width ("6 : 8")         30         0011000           63         3F         # 1 H sync offset : V sync bulse width ("6 : 8")         68         0110100           64         40         # 1 V sync offset : V sync bulse width ("6 : 8")         68         0110100           65         41         # 1 H inage size ("344 mm") <td< td=""><td>51</td><td>33</td><td>Standard timing ID # 7</td><td>01</td><td>0000001</td></td<>	51	33	Standard timing ID # 7	01	0000001
Detailed timing description # 1 Pixel clock ( "152.84"MHz, According to VESA CVT Rev1.4)	52	34	Standard timing ID # 8	01	00000001
94         36         VESA CVT Rev1.4 )         84         1011010           55         37         # 1 Pixel clock (nex LSB first)         3B         0011101           56         38         # 1 H active ("1920")         80         1000000           57         39         # 1 H blank ("330")         4A         0100101           58         3A         # 1 H active : H blank ("1920 : 330")         71         0111000           59         3B         # 1 V blank ("1080")         38         0011100           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V active : V blank ("1080 : 52")         40         0100000           62         3E         # 1 H sync offset : V sync pulse width ("32")         20         0010000           63         3F         # 1 H sync offset : V sync pulse width ("6 : 8")         68         0110100           65         41         " 1 H sync offset : V sync pulse width : V sync offset : V sync width         00         0000000           66         42         # 1 H image size ("344 mm")         58         0101100           67         43         # 1 V image size ("193 mm")         C1         1100000           68         44	53	35	Standard timing ID # 8	01	0000001
56	54	36		B4	10110100
57         39         # 1 H blank ("330")         4A         0100101           58         3A         # 1 H active : H blank ("1920 : 330")         71         0111000           59         3B         # 1 V active ("1080")         38         0011100           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V active : V blank ("1080 : 52")         40         0100000           62         3E         # 1 H sync offset ("48")         30         0011000           63         3F         # 1 H sync pulse width ("32")         20         0010000           64         40         # 1 V sync offset : V sync pulse width : V sync offset : V sync width         00         0000000           65         # 1 H sync offset : V sync pulse width : V sync offset : V sync width         00         0000000           66         42         # 1 H sync offset : H sync pulse width : V sync offset : V sync width         00         0000000           67         43         # 1 V image size ("344 mm")         58         0110100           68         44         # 1 H image size ("193 mm")         C1         1100000           70         46         # 1 D boarder ("0")         00         0000000	55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
58         3A         # 1 H active: H blank ("1920: 330")         71         0111000           59         3B         # 1 V active ("1080")         38         0011100           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V blank ("1080: 52")         40         0100000           62         3E         # 1 H sync offset ("48")         30         0011000           63         3F         # 1 H sync pulse width ("32")         20         0010000           64         40         # 1 V sync offset: V sync pulse width ("6: 8")         68         0110100           65         # 1 H sync offset: V sync pulse width: V sync offset: V sync width         41 ("48: 32: 6: 8")         00         0000000           66         42         # 1 H isage size: ("39 mm")         C1         1100000           67         43         # 1 V image size: V image size         10         0001000           68         44         # 1 H image size: V image size         10         0001000           70         46         # 1 V boarder ("0")         00         0000000           71         47         Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync         1A         001101	56	38	# 1 H active ("1920")	80	10000000
59         3B         # 1 V active ("1080")         38         0011100           60         3C         # 1 V blank ("52")         34         0011010           61         3D         # 1 V active: V blank ("1080: 52")         40         0100000           62         3E         # 1 H sync offset ("48")         30         0011000           63         3F         # 1 H sync pulse width ("32")         20         0010000           64         40         # 1 V sync offset: V sync pulse width: V sync offset: V sync width         68         0110100           65         41         ("48: 32: 6: 8")         68         0110100           66         42         # 1 H inage size ("344 mm")         58         0101100           67         43         # 1 V image size ("193 mm")         C1         1100000           68         44         # 1 H image size: V image size         10         0001000           69         45         # 1 H boarder ("0")         00         0000000           70         46         # 1 V boarder ("0")         00         0000000           71         Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync         1A         0001101           72         48         # 2 Pix	57	39	# 1 H blank ("330")	4A	01001010
60 3C #1 V blank ("52") 34 0011010 61 3D #1 V active : V blank ("1080 : 52") 40 0100000 62 3E #1 H sync offset ("48") 30 0011000 63 3F #1 H sync pulse width ("32") 20 0010000 64 40 #1 V sync offset : V sync pulse width ("6 : 8") 68 0110100 65 41 ("48 : 32 : 6 : 8") 00000000 66 42 #1 H image size ("344 mm") 58 0101100 67 43 #1 V blank ("1920 : 300 mm") 59 00000000 68 44 #1 H image size ("193 mm") 59 00000000000000000000000000000000000	58	3A	# 1 H active : H blank ("1920 : 330")	71	01110001
61 3D #1 V active: V blank ("1080: 52") 40 0100000 62 3E #1 H sync offset ("48") 30 0011000 63 3F #1 H sync pulse width ("32") 20 0010000 64 40 #1 V sync offset: V sync pulse width ("6 : 8") 68 0110100 65 #1 H sync offset: H sync pulse width: V sync offset: V sync width 00 0000000 66 42 #1 H image size ("344 mm") 58 0101100 67 43 #1 V image size ("193 mm") C1 1100000 68 44 #1 H image size: V image size 10 0001000 69 45 #1 H boarder ("0") 00 0000000 70 46 #1 V boarder ("0") 00 0000000 71 Anoi-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 72 Detailed timing description #2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4) 84 1011010 73 49 #2 Pixel clock (hex LSB first) 3B 0011101 74 4A #2 H active ("1920") 80 1000000 75 4B #2 H blank ("330") 4A 0100101 76 4C #2 H active: H blank ("1920: 330") 71 0111000 77 4D #2 V active ("1080") 38 0011101 78 4E #2 V blank ("618") 6A 0110101 79 4F #2 V active: V blank ("1080: 618") 42 0100001 80 50 #2 H sync offset: V sync pulse width ("6 : 8") 68 0101000 81 55 #2 H image size: V image size	59	3B	# 1 V active ("1080")	38	00111000
62 3E # 1 H sync offset ("48")  63 3F # 1 H sync pulse width ("32")  64 40 # 1 V sync offset : V sync pulse width ("6 : 8")  65 # 1 H sync offset : V sync pulse width ("6 : 8")  66 42 # 1 H image size ("344 mm")  67 43 # 1 V image size ("193 mm")  68 44 # 1 H image size ("193 mm")  69 45 # 1 H boarder ("0")  70 46 # 1 V boarder ("0")  71 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync  72 Detailed timing description # 2 Pixel clock ( "152.84"MHz, According to Negative Vsync  73 49 # 2 Pixel clock (hex LSB first)  74 4A # 2 H active ("1920")  75 4B # 2 H blank ("330")  76 4C # 2 H active : H blank ("1920 : 330")  77 4D # 2 V active : V blank ("1980 : 618")  80 101100  80 50 # 2 H sync offset : V sync pulse width ("6 : 8")  81 51 # 2 H sync offset : V sync pulse width ("6 : 8")  82 62 # 2 V sync offset : V sync pulse width ("6 : 8")  83 0011100  84 54 # 2 H sync offset : V sync pulse width ("6 : 8")  85 65 # 2 V image size ("193 mm")  66 10100000000000000000000000000000000	60	3C	# 1 V blank ("52")	34	00110100
63 3F # 1 H sync pulse width ("32") 20 0010000 64 40 # 1 V sync offset : V sync pulse width ("6 : 8") 68 0110100 65 41 ("48 : 32 : 6 : 8") 00000000 66 42 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 0000000 67 43 # 1 V image size ("344 mm") 58 0101100 68 44 # 1 H image size ("193 mm") C1 1100000 69 45 # 1 H boarder ("0") 00 0000000 70 46 # 1 V boarder ("0") 00 0000000 71 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync Detailed timing description # 2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4) 38 0011101 73 49 # 2 Pixel clock (hex LSB first) 38 0011101 74 4A # 2 H active ("1920") 80 1000000 75 4B # 2 H blank ("330") 4A 0100101 76 4C # 2 H active : H blank ("1920 : 330") 71 0111000 77 4D # 2 V active ("1080") 38 0011100 78 4E # 2 V active ("1080") 4A 010001 80 50 # 2 H sync offset ("48") 30 0011000 81 51 # 2 H sync offset ("48") 30 0011000 82 # 2 V sync offset : V sync pulse width ("6 : 8") 68 0101100 83 53 ("48 : 32 : 6 : 8") 69 20 0000000 84 54 # 2 H image size ("193 mm") 58 0101100 85 55 # 2 V image size ("193 mm") 58 0101100	61	3D	# 1 V active : V blank ("1080 : 52")	40	01000000
64 40 #1 V sync offset : V sync pulse width ("6 : 8") 65 #1 H sync offset : V sync pulse width : V sync offset : V sync width 66 #1 H sync offset : H sync pulse width : V sync offset : V sync width 67 #3 #1 H sync offset : H sync pulse width : V sync offset : V sync width 68 #1 H limage size ("344 mm") 68 #4 #1 H image size ("193 mm") 68 #4 #1 H limage size : V image size 69 #5 #1 H boarder ("0") 70 #6 #1 V boarder ("0") 71 #0 Non-interlaced, Normal Display, Digital separate, Positive Hsync, 72 #0 Detailed timing description #2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4) 73 #9 #2 Pixel clock (hex LSB first) 74 #4 #2 H active ("1920") 75 #B #2 H blank ("330") 76 #C #2 H active : H blank ("1920 : 330") 77 #D #2 V active : H blank ("1080 : 618") 80 #101000 81 #1 #2 H sync offset : V sync pulse width : V sync offset : V sync width 83 #2 H sync offset : H sync pulse width : V sync offset : V sync width 84 #2 H sync offset : H sync pulse width : V sync offset : V sync width 85 #2 H image size ("493 mm") 86 #2 H sync offset : H sync pulse width : V sync offset : V sync width 86 #2 H image size ("434 mm") 87 #2 #2 W image size ("193 mm") 88 #3 #4 #4 #2 H image size : V image size 89 #2 #4 #2 W image size ("193 mm") 80 #2 H image size : V image size 80 #2 #2 #2 #2 #2 #2 #2 #3 #3 #3 #3 #3 #3 #3 #3 #3 #3 #3 #3 #3	62	3E	# 1 H sync offset ("48")	30	00110000
# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8") 66	63	3F	# 1 H sync pulse width ("32")	20	00100000
65       41 ("48 : 32 : 6 : 8")       00 0000000         66       42 # 1 H image size ("344 mm")       58 0101100         67       43 # 1 V image size ("193 mm")       C1 1100000         68       44 # 1 H image size : V image size       10 0001000         69       45 # 1 H boarder ("0")       00 0000000         70       46 # 1 V boarder ("0")       00 0000000         71       Anointerlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync       1A 0001101         72       Detailed timing description # 2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)       84 1011010         73       49 # 2 Pixel clock (hex LSB first)       3B 0011101         74       4A # 2 H active ("1920")       80 1000000         75       4B # 2 H blank ("330")       4A 0100101         76       4C # 2 H active : H blank ("1920 : 330")       71 0111000         77       4D # 2 V active ("1080")       38 0011100         78       4E # 2 V blank ("618")       6A 0110101         79       4F # 2 V active : V blank ("1080 : 618")       42 0100001         80       50 # 2 H sync offset ("48")       30 0011000         81       51 # 2 H sync offset : V sync pulse width ("6 : 8")       68 0110100         82       52 # 2 V sync offset : V sync pulse width :	64	40		68	01101000
67	65	41		00	00000000
68       44       # 1 H Image size : V image size       10       0001000         69       45       # 1 H boarder ("0")       00       0000000         70       46       # 1 V boarder ("0")       00       0000000         71       47       Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync       1A       0001101         72       Detailed timing description # 2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)       84       1011010         73       49       # 2 Pixel clock (hex LSB first)       3B       0011101         74       4A       # 2 H active ("1920")       80       1000000         75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync offset : V sync pulse width ("6 : 8")       68       011010	66	42	# 1 H image size ("344 mm")	58	01011000
69		43	# 1 V image size ("193 mm")		11000001
70       46       # 1 V boarder ("0")       00       0000000         71       47       Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync       1A       0001101         72       48       VESA CVT Rev1.4 )       84       1011010         73       49       # 2 Pixel clock (hex LSB first)       3B       0011101         74       4A       # 2 H active ("1920")       80       1000000         75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active + I blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011101         79       4F       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync offset : V sync pulse width ("6 : 8")       68       0110100         82       52       # 2 V sync offset : V sync pulse width : V sync offset : V sync width       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100 <td>68</td> <td>44</td> <td># 1 H image size : V image size</td> <td>10</td> <td>00010000</td>	68	44	# 1 H image size : V image size	10	00010000
Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync   Negative Vsync   Detailed timing description # 2 Pixel clock ( "152.84"MHz, According to VESA CVT Rev1.4 )   B4   1011010	69	45	# 1 H boarder ("0")	00	00000000
71       47       Negative Vsync       TA       0001101         72       48       Detailed timing description # 2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)       B4       1011010         73       49       # 2 Pixel clock (hex LSB first)       3B       0011101         74       4A       # 2 H active ("1920")       80       1000000         75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width : V sync offset : V sync width ("48: 32 : 6 : 8")       68       0110100         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000<	70	46	\ /	00	00000000
72       48       VESA CVT Rev1.4 )       84       1011010         73       49       # 2 Pixel clock (hex LSB first)       3B       0011101         74       4A       # 2 H active ("1920")       80       1000000         75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width : V sync offset : V sync width ("48: 32 : 6 : 8")       68       0110100         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000	71	47	Negative Vsync	1A	00011010
74       4A       # 2 H active ("1920")       80       1000000         75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width : V sync offset : V sync width       00       0000000         83       ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		48			10110100
75       4B       # 2 H blank ("330")       4A       0100101         76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00000000       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000	73	49	# 2 Pixel clock (hex LSB first)	3B	00111011
76       4C       # 2 H active : H blank ("1920 : 330")       71       0111000         77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		4A	# 2 H active ("1920")		10000000
77       4D       # 2 V active ("1080")       38       0011100         78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		4B	# 2 H blank ("330")		01001010
78       4E       # 2 V blank ("618")       6A       0110101         79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		4C			01110001
79       4F       # 2 V active : V blank ("1080 : 618")       42       0100001         80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		+	,		00111000
80       50       # 2 H sync offset ("48")       30       0011000         81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		+	# 2 V blank ("618")		01101010
81       51       # 2 H sync pulse width ("32")       20       0010000         82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		4F	# 2 V active : V blank ("1080 : 618")	42	01000010
82       52       # 2 V sync offset : V sync pulse width ("6 : 8")       68       0110100         83       # 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000		50	, ,		00110000
# 2 H sync offset : H sync pulse width : V sync offset : V sync width  ("48 : 32 : 6 : 8")  84		51			00100000
83       53       ("48 : 32 : 6 : 8")       00       0000000         84       54       # 2 H image size ("344 mm")       58       0101100         85       55       # 2 V image size ("193 mm")       C1       1100000         86       56       # 2 H image size : V image size       10       0001000	82	52		68	01101000
85 55 # 2 V image size ("193 mm") C1 1100000 86 56 # 2 H image size : V image size 10 0001000	83	53		00	00000000
86 56 # 2 H image size : V image size 10 0001000	84	54	# 2 H image size ("344 mm")		01011000
97	85	55	# 2 V image size ("193 mm")	C1	11000001
87	86	56	# 2 H image size : V image size	10	00010000
	87	57	# 2 H boarder ("0")	00	00000000


Version 3.0 20 November 2017 **31 / 47** 




88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 15%	26	00100110
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 20nits	14	00010100
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 400nits	C8	11001000
119	77	Panel Electronics Power @32x32 Chess Pattern =759mW	12	00010010
120	78	Backlight Power @60 nits =630mW	0F	00001111
121	79	Backlight Power @Step 10 =4200mW	34	00110100
122	7A	Nits @ 100% PWM Duty =400nit	C8	11001000
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	41	01000001
· · · · · · · · · · · · · · · · · · ·				




#### Appendix. OUTLINE DRAWING





Version 3.0 20 November 2017 33 / 47






Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper

2. Height : Height gauge




#### Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 20 November 2017 35 / 47







- To prevent panel damage, we suggest using CCD FPC to replace CCD cable
- · Using double tape to fix LCM module for no bracket design.




Definition

If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.( Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

5 System rear-cover inner surface examination




Definition

Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.


Version 3.0 20 November 2017 37 / 47






Version 3.0 20 November 2017 38 / 47






Version 3.0 20 November 2017 39 / 47







#### Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.


Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").


Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.





Version 3.0 20 November 2017 41 / 47







### Appendix. LCD MODULE HANDLING MANUAL

ppendix. LC	D MODULE HANDLII							
<ul> <li>This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure.</li> <li>Purpose</li> <li>This manual provides guide in unpacking and handling steps.</li> <li>Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.</li> </ul>								
1.	Unpacking							
		Open carton	Remove EPE Cushion					
1 1	<b>←</b>							
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion					
2.	Panel Lifting							



#### Remove PET Cover



Remove PE Foam



Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

3. Do and Don't

### Do:

- Handle with both hands.
- Handle panel at left and right edge.



### Don't:

Lifting with one hand.



Handle at PCBA side.





### Don't:

Stack panels.



Press panel.



### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



### Don't:

 Paste any material unto white reflector sheet



#### Don't:

 Pull / Push white reflector sheet





### Don't:

· Hold at panel corner.



### Don't:

Twist panel.



#### Do:

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.





### Do:

 Remove panel protector film starts from pull tape



### Don't:

 Remove panel protector film From film another side.



### Don't:

Touch or Press PCBA Area.



