




Product Specification

AU OPTRONICS CORPORATION

() Preliminary Specification

(V) Final Specification

Module	14.0" (13.97") HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140XW02 V4 (0A)
Note ()	<i>LED Backlight with driving circuit design</i>

Customer	Date
Checked & Approved by	Date
Note: This Specification is subject to change without notice.	

Approved by	Date
<u>Bonnie Chen</u>	<u>01/21/2010</u>
Prepared by	Date
<u>Louis Li</u>	<u>01/21/2010</u>
NBBU Marketing Division AU Optronics corporation	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings.....	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics.....	13
5.1 TFT LCD Module.....	13
5.2 Backlight Unit	15
6. Signal Interface Characteristic.....	16
6.1 Pixel Format Image	16
6.2 The Input Data Format	17
6.3 Integration Interface Requirement.....	18
6.4 Interface Timing	20
7. Panel Reliability Test	22
7.1 Vibration Test	22
7.2 Shock Test	22
7.3 Reliability Test.....	22
8. Mechanical Characteristics.....	23
8.1 LCM Outline Dimension.....	23
9. Shipping and Package	25
9.1 Shipping Label Format	25
9.2 Carton Package.....	26
9.3 Shipping Package of Palletizing Sequence.....	26
10. Appendix: EDID Description.....	27



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentarily. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

2. General Description

B140XW02 V4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x 768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B140XW02 V4 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	354, 14.0"(13.97")			
Active Area	[mm]	309.399 x 173.952			
Pixels H x V		1366 x 3(RGB) x 768			
Pixel Pitch	[mm]	0.2265 x 0.2265			
Pixel Format		B.G.R. Vertical Stripe			
Display Mode		Normally White			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	200 typ. (5 points average) 170 min. (5 points average)			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		400 typ			
Response Time	[ms]	8 typ / 16 Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	3.8W Max			
Weight	[Grams]	320 max.			
Physical Size Include bracket	[mm]		Min.	Typ.	Max.
		Length	319.9	320.4	320.9
		Width	204.6	205.1	205.6
		Thickness	-	-	3.6
Electrical Interface		1 channel LVDS			
Glass Thickness	[mm]	0.5			
Surface Treatment		Anti-glare, Hardness 3H,			
Support Color		262K colors (RGB 6-bit)			



Product Specification

AU OPTRONICS CORPORATION

Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance I _{LED=20mA}			5 points average	170	200	-	cd/m ²	1, 4, 5.
Viewing Angle		θ_R	Horizontal (Right) CR = 10 (Left)	40	45	-	degree	4, 9
		θ_L		40	45	-		
		ϕ_H	Vertical (Upper) CR = 10 (Lower)	10	15	-		
		ϕ_L		30	35	-		
Luminance Uniformity		δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ_{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio		CR		300	400	-		4, 6
Cross talk		%		-	-	4		4, 7
Response Time		T _r	Rising	-	2	-	msec	4, 8
		T _f	Falling	-	6	-		
		T _{RT}	Rising + Falling	-	8	16		
Color / Chromaticity Coordinates	Red	R _x	CIE 1931	0.550	0.580	0.610		4
		R _y		0.319	0.340	0.370		
	Green	G _x		0.280	0.310	0.340		
		G _y		0.520	0.550	0.580		
	Blue	B _x		0.125	0.155	0.185		
		B _y		0.125	0.155	0.185		
	White	W _x		0.263	0.313	0.363		
		W _y		0.279	0.329	0.379		
	NTSC			%		42		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5 : Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

$L(x)$ is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7 : Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from “Black” to “White” (falling time) and from “White” to “Black” (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (ϕ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 40 Pin one channel Module



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range  Storage Range  + 

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification



Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1	[Watt]	Note 1
IDD	IDD Current	-	-	333	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. ($P_{max} = V_{3.3} \times I_{black}$)

Note 2 : Measure Condition



Vin rising time


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V_{th}	Differential Input High Threshold ($V_{cm}=+1.2V$)	-	100	[mV]
V_{tl}	Differential Input Low Threshold ($V_{cm}=+1.2V$)	-100	-	[mV]
V_{ID}	Differential Input Voltage	100	600	[mV]
V_{cm}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.8	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 If=20 mA

Note 1: Calculator value for reference $P_{LED} = V_F$ (Normal Distribution) * I_F (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.


5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	7.0	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.8	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.0	[Volt]	
PWM Logic Input Low Level		-	-	0.8	[Volt]	
PWM Input Frequency	FPWM	100	1K	20K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



6.2 The Input Data Format



Signal Name	Description	
R5 R4 R3 R2 R1 R0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
G5 G4 G3 G2 G1 G0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB)	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
B5 B4 B3 B2 B1 B0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

6.3 Integration Interface Requirement

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.


Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-040E-12R or compatible
Mating Housing/Part Number	IPEX 20453-040T-11 or compatible

6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

B140XW02 V2		
Pin	Signal	Description
1	NC	No Connection (Reserve)
2	VDD	PowerSupply,3.3V(typical)
3	VDD	PowerSupply,3.3V(typical)
4	DVDD	DDC 3.3Vpower
5	Test	Panel Self Test-BIST
6	SCL	DDC Clock
7	SDA	DDC Data
8	Rin0-	-LVDS differential data input(R0-R5,G0)
9	Rin0+	+LVDS differential data input(R0-R5,G0)
10	GND	Ground
11	Rin1-	-LVDS differential data input(G1-G5,B0-B1)
12	Rin1+	+LVDS differential data input(G1-G5,B0-B1)
13	GND	Ground
14	Rin2-	-LVDS differential data input(B2-B5,HS,VS,DE)
15	Rin2+	+LVDS differential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	ClkIN-	-LVDS differential clock input
18	ClkIN+	+LVDS differential clock input
19	GND	Ground
20	NC	No Connection (Reserve)
21	NC	No Connection (Reserve)
22	GND	Ground
23	NC	No Connection (Reserve)

24	NC	No Connection (Reserve)
25	GND	Ground-Shield
26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	GND	Ground-Shield
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No Connection (Reserve)
35	PWM	System PWM Signal Input
36	LED_EN	LED enable pin(+3V Input)
37	NC	No Connection
38	VLED	LED Power Supply 7V-21V
39	VLED	LED Power Supply 7V-21V
40	VLED	LED Power Supply 7V-21V



Note1: Input signals shall be low or High-impedance state when VDD is off.

6.4 Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Typ.	Max.	Unit
Frame Rate		-	-	60	-	Hz
Clock frequency		1/ T _{Clock}	-	69.3	-	MHz
Vertical Section	Period	T _V	776	808	1023	T _{Line}
	Active	T _{VD}	768			
	Blanking	T _{VB}	8	40	255	
Horizontal Section	Period	T _H	1396	1606	2047	T _{Clock}
	Active	T _{HD}	1366			
	Blanking	T _{HB}	30	240	681	


Note : DE mode only

6.4.2 Timing diagram



6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



Note:If

Power Sequence Timing				
Parameter	Value			Units
	Min.	Typ.	Max.	
T1	0.5	-	10	ms
T2	0	-	50	
T3	200	-	-	
T4	0.5	-	10	
T5	10	-	-	
T6	10	-	-	
T7	0	-	-	
T8	10	-	-	
T9	0	-	10	
T10	200	-	-	
T11	0	-	50	
T12	0	-	10	
T13	400	-	-	

T3,T5,T6 couldn't match above specifications, must request T3+T5+T6 > 200ms at least

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

7.3 Reliability Test


Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


Note1: According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost
 . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics


8.1 LCM Outline Dimension





9. Shipping and Package


9.1 Shipping Label Format




Build Name(s):	PPID Revision Code(s):
Sub System Test (SST) Working Sample (WS) ENG 2	X00, X01, X02, ..., X0n
Product Test (PT) Engineering Sample (ES) ENG 3	X10, X11, X12, ..., X1n
System Test (ST) Customer Sample (CS) ENG 4	X20, X21, X22, ... X2n
X-Build (XB) Mass Production (MP) ENG 5	A00, A01, A02, ... A0n

9.2 Carton Package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

Byte (hex)	Field Name and Comments	Value (hex)	Value (binary)	Value (DEC)
0	Header	00	00000000	0
1	Header	FF	11111111	255
2	Header	FF	11111111	255
3	Header	FF	11111111	255
4	Header	FF	11111111	255
5	Header	FF	11111111	255
6	Header	FF	11111111	255
7	Header	00	00000000	0
8	EISA manufacture code = 3 Character ID	06	00000110	6
9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
0A	Panel Supplier Reserved – Product Code	3C	00111100	60
0B	Panel Supplier Reserved – Product Code	24	00100100	36
0C	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
0D	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
0E	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
0F	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	13	00010011	19
12	EDID structure version # = 1	01	00000001	1
13	EDID revision # = 3	04	00000100	4
14	Video I/P definition = Digital I/P (90 (6-bit) or A0 (8-Bit))	90	10010000	144
15	Max H image size = cm (Rounded to cm)	1F	00011111	31
16	Max V image size = cm (Rounded to cm)	11	00010001	17
17	Display gamma = (gamma ×100)-100 = Example: (2.2×100) – 100 = 120	78	01111000	120
18	Feature support (no DPMS, Active off, RGB, timing BLK 1) ==> fix=0A	02	00000010	2
19	Red/Green Low bit (RxRy/GxGy)	C8	11001000	200
1A	Blue/White Low bit (BxBY/WxWy)	A5	10100101	165
1B	Red X Rx = 0.	9E	10011110	158
1C	Red Y Ry = 0.	57	01010111	87
1D	Green X Rx = 0.	54	01010100	84
1E	Green Y Ry = 0.	92	10010010	146
1F	Blue X Rx = 0.	26	00100110	38
20	Blue Y Ry = 0.	99	10011001	153
21	White X Rx = 0.	50	01010000	80
22	White Y Ry = 0.	54	01010100	84
23	Established timings 1 (00h if not used)	00	00000000	0
24	Established timings 2 (00h if not used)	00	00000000	0

25	Manufacturer's timings (00h if not used)	00	00000000	0
26	Standard timing ID1 (01h if not used)	01	00000001	1
27	Standard timing ID1 (01h if not used)	01	00000001	1
28	Standard timing ID2 (01h if not used)	01	00000001	1
29	Standard timing ID2 (01h if not used)	01	00000001	1
2A	Standard timing ID3 (01h if not used)	01	00000001	1
2B	Standard timing ID3 (01h if not used)	01	00000001	1
2C	Standard timing ID4 (01h if not used)	01	00000001	1
2D	Standard timing ID4 (01h if not used)	01	00000001	1
2E	Standard timing ID5 (01h if not used)	01	00000001	1
2F	Standard timing ID5 (01h if not used)	01	00000001	1
30	Standard timing ID6 (01h if not used)	01	00000001	1
31	Standard timing ID6 (01h if not used)	01	00000001	1
32	Standard timing ID7 (01h if not used)	01	00000001	1
33	Standard timing ID7 (01h if not used)	01	00000001	1
34	Standard timing ID8 (01h if not used)	01	00000001	1
35	Standard timing ID8 (01h if not used)	01	00000001	1
36	Pixel Clock/10,000 (LSB)	12	00010010	18
37	Pixel Clock/10,000 (MSB)	1B	00011011	27
38	Horizontal Active = pixels (lower 8 bits)	56	01010110	86
39	Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)	46	01000110	70
3A	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	50	01010000	80
3B	Vertical Active = lines	00	00000000	0
3C	Vertical Blanking (Tvbp) = lines (DE Blanking typ. for DE only panels)	23	00100011	35
3D	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
3E	Horizontal Sync, Offset (Thfp) = pixels	26	00100110	38
3F	Horizontal Sync, Pulse Width = pixels	16	00010110	22
40	Vertical Sync, Offset (Tvfp) = lines Sync Width = lines	36	00110110	54
41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
42	Horizontal Image Size = mm	35	00110101	53
43	Vertical image Size = mm	AD	10101101	173
44	Horizontal Image Size / Vertical image size	10	00010000	16
45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
47	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The int	1A	00011010	26
48	Pixel Clock/10,000 (LSB)	12	00010010	18
49	Pixel Clock/10,000 (MSB)	1B	00011011	27

4A	Horizontal Active = xxxx pixels (lower 8 bits)	56	01010110	86
4B	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	46	01000110	70
4C	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	50	01010000	80
4D	Vertical Active = xxxx lines	00	00000000	0
4E	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	23	00100011	35
4F	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
50	Horizontal Sync, Offset (Thfp) = xxxx pixels	26	00100110	38
51	Horizontal Sync, Pulse Width = xxxx pixels	16	00010110	22
52	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	36	00110110	54
53	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
54	Horizontal Image Size =xxx mm	35	00110101	53
55	Vertical image Size = xxx mm	AD	10101101	173
56	Horizontal Image Size / Vertical image size	10	00010000	16
57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
59	Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The int	1A	00011010	26
5A	Flag	00	00000000	0
5B	Flag	00	00000000	0
5C	Flag	00	00000000	0
5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
5E	Flag	00	00000000	0
5F	Dell P/N 1 st Character	48	01001000	72
60	Dell P/N 2 nd Character	33	00110011	51
61	Dell P/N 3 rd Character	44	01000100	68
62	Dell P/N 4 th Character	33	00110011	51
63	Dell P/N 5 th Character	38	00111000	56
64	EDID Revision Bit[6:0] See charts below Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
65	Manufacturer P/N	42	01000010	66
66	Manufacturer P/N	31	00110001	49
67	Manufacturer P/N	34	00110100	52
68	Manufacturer P/N	30	00110000	48
69	Manufacturer P/N	58	01011000	88
6A	Manufacturer P/N	57	01010111	87
6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	32	00110010	50
6C	Flag	00	00000000	0
6D	Flag	00	00000000	0

6E	Flag	00	00000000	0
6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
70	Flag	00	00000000	0
71	SMBUS Value = Nits ==> fix=00(for M09)	00	00000000	0
72	SMBUS Value = Nits ==> fix=00(for M09)	41	01000001	65
73	SMBUS Value = Nits ==> fix=00(for M09)	01	00000001	1
74	SMBUS Value = Nits ==> fix=00(for M09)	96	10010110	150
75	SMBUS Value = Nits ==> fix=00(for M09)	00	00000000	0
76	SMBUS Value = Nits ==> fix=00(for M09)	01	00000001	1
77	SMBUS Value = Nits ==> fix=00(for M09)	00	00000000	0
78	SMBUS Value = Nits ==> fix=00(for M09)	00	00000000	0
79	Bit[1:0] 00: reserved, 01: single LVDS, 10: dual LVDS, 11: reserved Bit[2] 0: No RTC support, 1: RTC support Bit[7:3] Reserved	01	00000001	1
7A	Bit[0] 0: No BIST support, 1: BIST support Bit[7:1] Reserved	01	00000001	1
7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	8B	10001011	139

6400

Sum

1900