

( ) Final Specifications

Module	15.6" (15.55") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156HTN06.1 (H/W:0A)
Note ( <table-cell-rows> )</table-cell-rows>	LED Backlight with driving circuit design

Customer	Date	Approved	l by	Date
Checked & Approved by	Date	Prepared	by	<b>Date</b> 07/12/2018
Note: This Specification i without notice.	s subject to change		J Marketing [ Optronics co	Division /



## **Contents**

1. Handling rrecautions	
2. General Description	
2.1 General Specification	
2.2 Optical Characteristics	
3. Functional Block Diagram	
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	
5. Electrical characteristics	
5.1 TFT LCD Module	13
5.2 Backlight Unit	
6. Signal Characteristic	
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	
6.3 Interface Timing	
6.4 Power ON/OFF Sequence	22
7. Vibration and Shock Test	
7.1 Vibration Test	25
7.2 Shock Test Spec:	25
7.3. Reliability	25
8. Mechanical Characteristics	
8.1 LCM Outline Dimension	26
9. Shipping and Package	
9.1 Shipping Label Format	
9.2. Carton package	
9.3 Handling guide	
9.4 Shipping package of palletizing sequence	
10 Appendix: FDID description	



## **Record of Revision**

Version and Date		Page	Old description	New Description	Remark
0.1	2018/07/12	All	First Edition for Customer		



AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electros tic breakdown.



AU OPTRONICS CORPORATION

#### 2. General Description

B156HTN06.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD (1920(H) x 1080(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

B156HTN06.1 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:


Items	Unit	Specifications					
Screen Diagonal	[mm]	394.9					
Active Area	[mm]	344.16 x 193.	59				
Pixels H x V		1920 x 3(RGB	s) x 1080				
Pixel Pitch	[mm]	0.17925 x 0.1	7925				
Pixel Format		R.G.B. Vertical Stripe					
Display Mode		Normally White					
White Luminance (I <sub>LED</sub> = 20 mA) (Note: I <sub>LED</sub> is LED current)	[cd/m²]	220 Typ. (5 points average) 187 Min. (5 points average)					
Luminance Uniformity		1.25 Max. (5	points)				
Contrast Ratio		400 Typ					
Response Time	[ms]	8 Typ / 16 Max.					
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.					
Power Consumption	[Watt]	3.4 Max. (Include Logic and BLU Power)					
Weight	[Grams]	360 Max.					
			Min.	Тур.	Max.		
Physical Size	[mm]	Length	350.36	350.66	350.96		
w/o bracket.	[]	Width	215.65	216.15	216.65		
		Thickness			3.2		
Electrical Interface		eDP 1.2					
Glass Thickness	[mm]	0.4					
Surface Treatment		Anti-Glare					
Support Color		262K colors ( RGB 6-bit )					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Compl	iance				




#### 2.2 Optical Characteristics

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20 mA			5 points average	187	220	-	cd/m²	1, 4, 5
		$\Theta_{R}$	Horizontal (Right)	40	45	-	-1	
Viewing Angle		θι	CR = 10 (Left)	40	45	-	degree	
		Ψн	Vertical (Upper)	10	15	-		4, 9
		Ψι	CR = 10 (Lower)	30	35	-		
Luminance Unifo	ormity	δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity $\delta_{13P}$ 13 Points		-	- '	1.60		2, 3, 4		
Contrast Ratio		CR			400	-		4, 6
Cross talk		%				4		4, 7
Response Time		T <sub>RT</sub>	Rising + Falling	-	8	16	msec	4, 8
	Red	Rx		0.543	0.573	0.603		
	Red	Ry		0.313	0.343	0.373		
	Green	Gx		0.321	0.351	0.381		
Color / Chromaticity	Green	Gy		0.539	0.569	0.599		
Coodinates		Bx	CIE 1931	0.133	0.163	0.193		4
	Blue	Ву		0.101	0.131	0.161		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%			45			

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance.

2	Maximum Brightness of five points
δ <sub>W5</sub> =	Minimum Brightness of five points
2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points


#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



#### AU OPTRONICS CORPORATION

lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $, Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


#### Where

 $Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




AU OPTRONICS CORPORATION



**Note 8**: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9: Definition of view angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





#### 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin.





AU OPTRONICS CORPORATION

#### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions			
Operating	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

#### 5. Electrical characteristics

#### 5.1 TFT LCD Module

#### 5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenguency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	0.7	1.2	[Watt]	Note 1/2
IDD	IDD Current	-	-	400	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV]	,

Note 1: PDD(typ)@ mosaic pattern Maximum Power; PDD(Max)@ R/G/B pattern Maximum Power IDD(Max)=PDD(Max) / VDD(Min)

Note 2: Measure Condition






Vin rising time



#### 5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off. Signal electrical characteristics are as follows;

#### Display Port main link signal:




	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	150		1320	mV			

Fallow as VESA display port standard V1.3



#### Display Port AUX\_CH signal:



	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		V			
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV			

Fallow as VESA display port standard V1.3

#### **Display Port VHPD signal:**

	Display port VHPD						
		Min	Тур	Max	unit		
VHPD	HPD Voltage	2.25	·	3.6	V		

Fallow as VESA display port standard V1.3.



#### 5.2 Backlight Unit

#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power	PLED	-	-	2.7	[Watt]	(Ta=25°C),
Consumption						Note 1
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C),
						Note 2

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	\(\( \) = \( \)	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN *Note 1	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	Connect
PWM Logic Input Low Level	*Note 1	-	-	0.5	[Volt]	Interface (Ta=25°€)
PWM Input Frequency	FPWM	200	1K	10k	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.

B156HTN06.1 Document Version: 0.1



#### 6. Signal Characteristic

#### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1			1920
1st Line	R G B R G B		R G B	R G B
			1	1
		, , , , , , , , , , , , , , , , , , ,	1	1
1080th Line	R G B R G B		R G B	R G B



#### **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12 or compatible
Mating Housing/Part Number	IPEX 20453-230T-11 or compatible

B156HTN06.1 Document Version: 0.1




#### 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	Lane 1_N	Comp Signal Link Lane 1
4	Lane 1_P	Comp Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	No Connect


B156HTN06.1 Document Version: 0.1





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





#### 6.3 Interface Timing

#### 6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	48	60	-	Hz	
Clock frequency		1/T <sub>Clock</sub>	134	141	149	MHz	
	Period	T <sub>V</sub>	1092	1118	1080+A		
Vertical	Active	<b>T</b> VD	1080			<b>T</b> Line	
Section	Blanking	<b>T</b> <sub>VB</sub>	12	38	Α		
Horizontal Section	Period	T <sub>H</sub>	2046	2100	1920+B		
	Active	T <sub>HD</sub>		1920		<b>T</b> Clock	
	Blanking	T <sub>HB</sub>	126	180	В		

Note 1: DE mode only


**Note 2:** The maximum clock frequency = (1920+B)\*(1080+A)\*60 < 80MHz



AU OPTRONICS CORPORATION


#### 6.4 Power ON/OFF Sequence

#### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

#### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only

#### Display Port panel power sequence timing parameter:



#### AU OPTRONICS CORPORATION

Timing	Description	Danid his		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	S=3
T15	0	55
T16	0	1127
T17	10	200
T18	0.5	10
T19	1*	25=0
T20	1*	550

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency



AU OPTRONICS CORPORATION

#### 7. Vibration and Shock Test

#### 7.1 Vibration Test

#### Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test Spec:

#### **Test Spec:**

• Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

• Active time: 2 ms

Pulse: X,Y,Z .one time for each side

#### 7.3. Reliability

· Kenabiniy		
Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C , Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

# 8. Mechanical Characteristics

# 8.1 LCM Outline Dimension




B156HTN06.1 Document Version: 0.1

3.2mm MAX

B156HTN06.1 Document Version : 0.1

# Pro AU OF

# Product Specification AU OPTRONICS CORPORATION





#### 9. Shipping and Package

#### 9.1 Shipping Label Format



Manufactured MM/WW Model No: B156HTNØ6.1 **AU Optronics** F/W:1 MADE IN CHINA(283)












Manufactured MM/WW Model No: B156HTNØ6.1 **AU Optronics** F/W:1 MADE IN CHINA(Z83)













#### 9.3 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

#### (1) Handling method notice



Do not lift and hold the panel with single hand at right or left side from tray.



Lift and hold the panel up with both hands from tray.

#### (2) On the table notice



Do not press edge of panel to avoid glass broken.




Do not press the surface of the panel to avoid the glass broken or polarizer scratch.






Do not put anything or tool on the panel to avoid the glass broken or polarizer scratch.

(3) Cable assembly notice




Do not insert the connector with single hand and touching the PCBA.



Insert the connector by pushing right and left edge.



#### 9.4 Shipping package of palletizing sequence





#### 10. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	61	01100001	97	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	10	00011100	28	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	C0	11000000	192	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	D5	11010101	213	
1B	Red x (Upper 8 bits)	8F	10001111	143	
1C	Red y/ highER 8 bits	56	01010110	86	
1D	Green x	58	01011000	88	
1E	Green y	93	10010011	147	
1F	Blue x	29	00101001	41	
20	Blue y	20	00100000	32	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	
29		01	00000001	1	

B156HTN06.1 Document Version : 0.1



2A	Standard timing #3	01	00000001	1	
2B	Standard tilling #5	01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	Statistical Statistics	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	-	01	00000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	B4	10110100	180	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	26	00100110	38	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	6C	01101100	108	
3F	HorzSync.Width	30	00110000	48	
40	VertSync.Offset: VertSync.Width	AA	10101010	170	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits  Vertical Image Size Lower 8bits	58	01011000	88	
43	Horizontal & Vertical Image Size (upper 4:4 bits)	C2	11000010	194	
44	Horizontal Border (zero for internal LCD)	10	00010000	16	
45	Vertical Border (zero for internal LCD)	00	00000000	0	
46	Signal (non-intr, norm, no stero, sep sync, neg pol)	00	00000000	0	
47	Pixel Clock/10,000 (LSB)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	B8	10111000	184	40Hz or 48Hz frame
49	Horizontal Addressable Pixels, lower 8 bits	24	00100100	36	rate
4A 4B	Horizontal Blanking Pixels, lower 8 bits	80 B4	10110100	128	
4B 4C	H Pixels, upper nibble : H Blanking, upper nibble	70	10110100 01110000	180 112	
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	56	
4E	Vertical Blanking Lines, lower 8 bits	26	00111000	38	
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64	
50	Horizontal Front Porch, lower 8 bits	6C	01101100	108	
51	Horizontal Sync Pulse, lower 8 bits	30	00110000	48	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	AA	10101010	170	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	58	01011000	88	
55	Vertical Image Size in mm, lower 8 bits	C2	11000010	194	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	



59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	НА	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
	НВР	00	00000000	0	
61	НВ	00	00000000	0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	vs	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	0C	00001100	12	
72	PWM % [7:0] @ Step 5	33	00110011	51	
73	PWM % [7:0] @ Step 10	F9	11111001	249	
74	Nits [7:0] @ Step 0	0A	00001010	10	
75	Nits [7:0] @ Step 5 Nits [7:0] @ Step 10	3C	00111100	60	
76	Panel Electronics Power @ 32x32 Chess Pattern =	64	01100100	100	Brightness Table
77	Backlight Power @ 60 nits =	1F	00011111	31	
78 79	Backlight Power @ Step 10 =	14	00010100 00100010	20	
79 7A	Nits @ 100% PWM Duty =	22 6E	01101110	34 110	Power Consumption
	Flag	20	00100000	32	i ower consumption
	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
<del></del>			5555555		