

(✓)	Pre	limir	nary S	pecifi	ications

() Final Specifications

Module	15.6" (15.55") FHD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B156HAN07.0 (H/W:0A)			
Note (🗭)	LED Backlight with driving circuit design(NVIDIA G-SYNC NVSR Compliant)			

Customer Date	Approved by	Date	
Checked & Date	Prepared by	Date	
	<u>Brenda Lu</u>	<u>2017/11/20</u>	
Note: This Specification is subject to change without notice.	NBBU Marketing Division AU Optronics corporation		



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	
3. Functional Block Diagram	10
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Environment	11
5. Electrical Characteristics	12
5.1 TFT LCD Module	12
5.2 Backlight Unit	15
6. Signal Interface Characteristic	16
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	17
6.3 Interface Timing	19
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	27
9.1 Shipping Label Format	27
10. Appendix: EDID Description	30



Record of Revision

Version and Date Page		Page	Old description	New Description	Remark
0.	1 2017/11/20	All	First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



2. General Description

B156HAN07.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156HAN07.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}$ C condition:


Items	Unit	Specifications					
Screen Diagonal	[mm]	394.9					
Active Area	[mm]	344.16 x 193.59					
Pixels H x V		1920 x 3(RG	B) x 1080				
Pixel Pitch	[mm]	0.17925 x 0.	17925				
Pixel Format		R.G.B. Vertic	cal Stripe				
Display Mode		Normally Blo	ack				
White Luminance (ILED= 25 mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 p 255 min. (5 p					
Luminance Uniformity		1.25 max. (5	points)				
Contrast Ratio		800:1 typ					
Response Time	[ms]	9 Tvp					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	7.8 W					
Weight	[Grams]	370 max.					
Physical Size w/ Bracket		Length	Min. 359.00	Typ. 359.50	Max. 360.00		
w/ blacker	[mm]	Width	223.30	223.80	224.30		
Thicknessss		Thicknessss	nessss 3.2 max				
Electrical Interface		4 Lane eDP	1.4				
Glass Thickness	[mm]	0.4					
Surface Treatment		Anti Glare					
Support Color		16.7M color	s (RGB 8-bi	†)			
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Comp	oliance				




2.2 Optical Characteristics

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumin ILED=20m			5 points average	255	300	-	cd/m²	1, 4, 5.
Viewing Angle		Θ_{R}	Horizontal (Right)	80	85	-	-1	
		θι	CR = 10 (Left)	80	85	-	degree	
		Ψн	Vertical (Upper)	80	85	-		4, 9
		Ψι	CR = 10 (Lower)	80	85	-		
Luminance Un	iformity	δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio		CR		700	800	-		4, 6
Cross talk		%				4		4, 7
Response Time		T_{RT}	Rising + Falling	-	9	13		
	Red	Rx		0.612	0.642	0.672		
	Rod	Ry		0.308	0.338	0.368		
Color /	Green	Gx		0.292	0.322	0.352		
Chromaticity		Gy	CIE 1931	0.581	0.611	0.641		
Coodinates		Bx		0.123	0.153	0.183		4
	Blue	Ву		0.016	0.046	0.076		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

δ _{W5} =	Maximum Brightness of five points	
	=	Minimum Brightness of five points
δ _{W13} =		Maximum Brightness of thirteen points
	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the





Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= <u>Brightness on the "White" state</u>

Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

 $CT = | YB - YA | / YA \times 100 (\%)$


Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)




AU OPTRONICS CORPORATION




Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item Symbol		Min	Max	Unit	Conditions	
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2	

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Storage Range



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25° C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.3	-	3.6	[Volt]	Max 1.3A
PDD	VDD Power	-	-	2.0	[Watt]	Note 1
IDD	IDD Current	-	-	606	[mA]	Note 1
IRush	Inrush Current	-	=	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Mosaic pattern (PDD (max) = VDD(min) x IDD(max))

Note 2: Measure Condition






5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



Display port main link								
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV			

Follow as VESA display port standard V1.1a

Display Port AUX_CH signal:





	Display port AUX_CH									
		Min	Тур	Мах	unit					
VCM	AUX DC Common Mode Voltage		0		V					
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧					

Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25	ı	3.6	٧

Follow as VESA display port standard V1.1a.



AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	5.8	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	3.6	[Volt]	
LED Enable Input Low Level	, , , , , , , , , , , , , , , , , , ,	-	-	0.5	[Volt]	Define
PWM Logic Input High Level	VPWM_EN	2.5	-	3.6	[Volt]	Define as Connector
PWM Logic Input Low Level		-	-	0.5	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1																			19	20)
1st Line	R	G	В	R	G	В		-	-	-		-	-	-	-		-	R	G	В	R	G	В
		•			1																	•	
		•			•														•			•	
		•			•																	•	
					1														· •				
		,																					
1080th Line	R	G	В	R	G	В	-		-	-	-	-	-		-	-	-	R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	STM or compatible
Type / Part Number	MSAK24025P40 or compatible
Mating Housing/Part Number	I-PEX 20453-040T-11 or compatible

6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

	Symbol	Function
1	nvsr	NVSR
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Comp Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Ch.
16	AUX_CH_N	Comp Signal Auxiliary Ch.
17	H_GND	High Speed Ground
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	LCD_Self_Test	LCD Panel Self Test Enable
23	LCD GND	LCD logic and driver ground



24	LCD GND	LCD logic and driver ground							
25	LCD GND	LCD logic and driver ground							
26	LCD GND	LCD logic and driver ground							
27	HPD	HPD signale pin							
28	BL_GND	Backlight_ground							
29	BL_GND	Backlight_ground							
30	BL_GND	Backlight_ground							
31	BL_GND	Backlight_ground							
32	BL_Enable	Backlight On / Off							
33	BL PWM DIM	System PWM signal Input							
34	NC	NC							
35	NC	NC							
36	BL_PWR	Backlight power							
37	BL_PWR	Backlight power							
38	BL_PWR	Backlight power							
39	BL_PWR	Backlight power							
40	NC	No Connect (Reserved for CM)							

Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.



6.3 Interface Timing

For normal display, interface timings should match the 1920x1080 /144Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit			
Frame Rate		-	-	144	-	Hz			
Clock frequency		1/ Tclock	-	368.14	-	MHz			
	Period	T _V	-	1222	ı				
Vertical	Active	T VD		1080		\mathbf{T}_{Line}			
Section	Blanking	T ∨B	-	142	1				
	Period	T _H	-	2092	ı				
Horizontal	Active	T HD		1920		T Clock			
Section	Blanking	T _{HB}	-	172	-				

Note 1: The above is as optimized setting

Note 2: The maximum clock frequency =(1920+B)*(1080+A)*144=290.8MHz

G-Sync Function enable, interface timings should match the 1920x1080 /60-144Hz manufacturing guide line timing.


Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	60	-	144	Hz
Clock frequency		1/ Tclock	-	368.14	=	MHz
	Period	T _V	2930	-	1222	
Vertical	Active	T _{VD}		T Line		
Section	Blanking	T∨B	1850	-	142	
	Period	T _H	2092	-	2092	
Horizontal	Active	T HD		T Clock		
Section	Blanking	T HB	172	-	172	


Note 1: G Sync function enble frame rate frequency operating range: 60-144Hz



AU OPTRONICS CORPORATION

6.3.2 Timing diagram








AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes		
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes		
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms			
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source		
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.		
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.		
Т5	link training duration	source				dependant on source link to read training protocol.		
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.		
17	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.		
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.		
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.		
T10	delay from end of valid video data from source to power off	source	0ms		500ms			
T11	power rail fall time, 905 to 10%	source			10ms			
T12	power off time	source	500ms					

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)			
T13	0.5	10			
T14	10	-			
T15	10	-			
T16	10	-			
T17	10	-			
T18	0.5	10			
T19	1*	-			
T20	1*	-			

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

10 - 500Hz Random Frequency:

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note			
Temperature	T 4000 0000 DU 0001				
Humidity Bias	Ta= 40℃, 90%RH, 300h				
High Temperature					
Operation	Ta= 50°C, Dry, 300h				
Low Temperature					
Operation	Ta=0℃, 300h				
High Temperature Storage	Ta= 60℃, 300h				
Low Temperature Storage	Ta= -20℃, 250h				
Thermal Shock	Ta=-20 $^{\circ}$ (30min) ~60 $^{\circ}$ (30min), 100cycles condition.				
Test					
ESD	Contact : ±8 KV	Note 1			
	Air: ±15 KV				

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension
- 8.1.1 Standard Front View





AU OPTRONICS CORPORATION




B156HAN07.0 _Document Version : 0.1. 26 of 32




9. Shipping and Package

9.1 Shipping Label Format






9.2 Carton Package





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

10.1 EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	111111111	255	
02		FF	11111111	255	
03		FF	111111111	255	
04		FF	111111111	255	
05		FF	11111111	255	
06		FF	111111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	70	01110000	112	
0C	32-bit ser #	02	00000010	2	
0D		78	01111000	120	
0E		B3	10110011	179	
0F		AB	10101011	171	
10	Week of manufacture	10	00010000	16	
11	Year of manufacture	1B	00011011	27	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	A5	10100101	165	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	6A	01101010	106	
1 A	Blue/white low bits (Lower 2:2:2:2 bits)	7E	01111110	126	
1B	Red x (Upper 8 bits)	A4	10100100	164	
1C	Red y/ highER 8 bits	56	01010110	86	
1D	Green x	52	01010010	82	
1E	Green y	9C	10011100	156	
1F	Blue x	27	00100111	39	
20	Blue y	0B	00001011	11	
21	White x	4E	01001110	78	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	_
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	



i			1		I
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	CE	11001110	206	
37	Pixel Clock/10000 USB	8F	10001111	143	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	AC	10101100	172	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	8E	10001110	142	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	A5	10100101	165	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	00	00000000	0	
48	Detailed timing/monitor	CE	11001110	206	
49	descriptor #2	8F	10001111	143	
4A		80	10000000	128	
4B		AC	10101100	172	
4C		70	01110000	112	
4D		38	00111000	56	
4E		3A	00111010	58	
4F		47	01000111	71	
50		30	00110000	48	
51		20	00100000	32	
52		A5	10100101	165	
53		00	00000000	0	
54		58	01011000	88	
55		C1	11000001	193	
56		10	00010000	16	
57		00	00000000	0	



58	/io or monios com o	00	00000000	0	
59		00	00000000	0	
59 5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C	descriptor #3	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	010000001	65	A
60	Manufacture	55	01010101	85	U
61			01001111		0
62	Manufacture	4F		79	0
63		0A	00001010	10	
		20	00100000	32	
64		20	00100000	32	
65 66		20	00100000	32	
		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B	B . 11 . 12 . 1	20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	41	01000001	65	A
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	37	00110111	55	7
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	30	00110000	48	0
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	48	01001000	72	