

(V) Preliminary Specifications () Final Specifications

Module 14.0" (13.98") HD+ 16:9 Color TFT-LCD with LED Backlight design	
Model Name	B140RTN03.1 (H/W:0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date
<u>HP</u>	<u>/2012</u>
Checked & Approved by	Date
	ı

Note: This Specification is subject to change without notice.

Approved by	Date
Jonken Fan	<u>09/04/2012</u>
Prepared by	Date
Queena Lee	09/04/2012

NBBU Marketing Division AU Optronics corporation



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Interface Characteristic	16
6.1 Pixel Format Image	16
6.2 The Input Data Format	17
6.3 Integration Interface Requirement	18
6.4 Interface Timing	20
7. Panel Reliability Test	23
7.1 Vibration Test	23
7.2 Shock Test	23
7.3 Reliability Test	23
8. Mechanical Characteristics	24
8.1 LCM Outline Dimension	24
9. Shipping and Package	26
9.1 Shipping /Carton Label Format	
9.2 Carton Package	27
9.3 Shipping Package of Palletizing Sequence	27
10. Appendix: EDID Description	28



Record of Revision

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2012/08/20	All	First Edition for Customer		
0.2	2012/09/04		Updated EDID Code : Checksum BIN value (01000011) and DEC value (67)	Changed to Checksum BIN value (10111000) and DEC value (184)	
0.3	2012/9/10	,	Correct EDID Code : Checksum HEX value (B8)	Changed to EDID Code : Checksum HEX value (43)	



Product Specification

AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

4 of 30



Product Specification

AU OPTRONICS CORPORATION

2. General Description

B140RTN03.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1600(H) x900(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B140RTN03.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	355.22				
Active Area	[mm]	309.60 X 1	74.15			
Pixels H x V		1600x3(RG	iB) x 900			
Pixel Pitch	[mm]	0.1935X 0.	1935			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally W	/hite			
White Luminance (Note: ILED is LED current)	[cd/m ²]	250 typ. (5 points average) 212 min				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		400 (typ)				
Response Time	[ms]	8 typ / 16 Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	3.9 max. (li	nclude Logic	and Blu po	wer)	
Weight	[Grams]	270 max.				
Physical Size			Min.	Тур.	Max.	
Include bracket	[mm]	Length	319.9	320.4	320.9	
	[]	Width	204.6	205.1	205.6	
		Thickness 3.0			3.0	
Electrical Interface		2 channel LVDS				
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare, Hardness 3H				
Support Color		262K colors (RGB 6-bit)				



Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room


Temperature) ·

l emperature)	•	1			1	1		
Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=22mA			5 points average	212	250	-	cd/m ²	1, 4, 5.
		$ heta_{R} hinspace heta_{L}$	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degree	
Viewing A	ngie	Ψн Ψ∟	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminan Uniformi		δ_{5P}	5 Points	·	-	1.25		1, 3, 4
Luminan Uniformi		δ _{13P}	13 Points	-	-	1.53		2, 3, 4
Contrast R	atio	CR		300	400	-		4, 6
Cross ta	Cross talk					4		4, 7
Resoponse	time	T _{RT}	Rising + Falling	•	8	16	msec	
	Red	Rx			TBD			
	neu	Ry			TBD			
	Cuan	Gx			TBD			
Color / Chromaticity	Green	Gy			TBD			
Coodinates		Вх	CIE 1931		TBD			4
	Blue	Ву			TBD		-	
	\A/I ₀ :4 -	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%			45			

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance


c		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
6		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)=
$$\frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






Product Specification

AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 40 Pin Dual channel Module





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		1.25	[Watt]	Note 1
IDD	IDD Current	-		417	[mA]	Note 1
lRush	Inrush Current	-	ı	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-		100	[mV] p-p	

註解 [MY1]: PDD (max) = VDD(typ) xIDD(max)

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. ($P_{max} = V_{3.3} \times I_{black}$)

Note 2: Measure Condition





Vin rising time

13 of 30


5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{TH}	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform

Single-end Signal





_

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.65	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15000	1	1	Hour	(Ta=25°C), Note 2 I _F =23 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VIED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

註解 [MY2]: This is the general spec.. If any special request, please consult with PM team leader

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

B140RTN03.1 Document Version: 0.3

15 of 30



6. Signal Interface Characteristic


6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					1600
1st Line	R G B	R G B		R	G B	R G B
	1	1				
	,					
			· ·			
		1	1		1	
	1	1	, 1		· I	
900th Line	R G B	R G B		R	G B	RGB



6.2 The Input Data Format



Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	
		Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	'
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	,	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and
		DE signals. All pixel data shall be valid at the
		falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface Requirement

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-040E-12R or compatible
Mating Housing/Part Number	IPEX 20353-040T-11 or compatible

6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.


PIN#	Signal Name	Description			
1	NC	NC			
2	VDD	+ 3.3V Power Supply			
3	VDD	+ 3.3V Power Supply			
4	VEDID	+ 3.3V EDID Power			
5	Panel test	AUO reserved			
6	CLKEDID	EDID Clock Input			
7	DATAEDID	EDID Data Input			
8	Odd_Rin0-	-LVDS Differential Data Input			
9	Odd_Rin0+	+LVDS Differential Data Input			
10	VSS	Power Ground			
11	Odd_Rin1-	-LVDS Differential Data Input			
12	Odd_Rin1+	+LVDS Differential Data Input			
13	VSS	Power Ground			
14	Odd_Rin2-	-LVDS Differential Data Input			
15	Odd_Rin2+	+LVDS Differential Data Input			
16	VSS	Power Ground			
17	Odd_ClkIN-	-LVDS Differential Clock Input			
18	Odd_ClkIN+	+LVDS Differential Clock Input			
19	VSS	Ground			
20	Even_Rin0-	-LVDS Differential Data Input			
21	Even_Rin0+	+LVDS Differential Data Input			

B140RTN03.1 Document Version : 0.3 18 of 30



22	VSS	Power Ground			
23	Even_Rin1-	-LVDS Differential Data Input			
24	Even_Rin1+	+LVDS Differential Data Input			
25	VSS	Power Ground			
26	Even_Rin2-	-LVDS Differential Data Input			
27	Even_Rin2+	+LVDS Differential Data Input			
28	VSS	Power Ground			
29	Even_ClkIN-	-LVDS Differential Clock Input			
30	Even_ClkIN+	+LVDS Differential Clock Input			
31	VLED_GND	LED_GND			
32	VLED_GND	LED_GND			
33	VLED_GND	LED_GND			
34	NC	NC			
35	S-PWM	Backlight_LED_PWM			
36	LED_EN	Backlight_LED_enable			
37	NC	NC			
38	VLED	LED_Positive (6~21)			
39	VLED	LED_Positive(6~21)			
40	VLED	LED_Positive(6~21)			

Note1: Input signals shall be low or High-impedance state when VDD is off.





Product Specification

AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1600x900 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	Frame Rate		-	60	-	Hz
Clock fr	Clock frequency			57.6		MHz
	Period	908	960	2047	2047	
Vertical	Active	T _{VD}		T _{Line}		
Section	Blanking	T _{VB}	8	60		
	Period	T _H	1660	2000	2047	
Horizontal	Active	T_{HD}	1600			T _{Clock}
Section	Blanking	T _{HB}	60	400		

Note 1: The above is as optimized setting

Note 2: DE mode only

Note 3: The maximum clock frequency = (1366+B)*(768+A)*60<80MHz

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing. (If not 1920 resloution, pls help to delet this item)

Parameter Symbol Min. Unit Тур. Max Frame Rate 40 60 Ηz Clock frequency 72 80 1/ Tclock 66.6 MHz \mathbf{T}_{\vee} 1100 1130 1080+A **Period** Vertical Active 1080 $\boldsymbol{T}_{\text{Line}}$ \mathbf{T}_{VD} Section Blanking T_{VB} 20 50 Period \boldsymbol{T}_{H} 1010 1050 960+B **Horizontal** Active \mathbf{T}_{HD} 960 **T**Clock Section 90 Blanking \mathbf{T}_{HB} 50 В

Note 1: The above is as optimized setting


Note 2 : DE mode only

Note 3: The maximum clock frequency = (960+B)*(1080+A)*60 < 80MHz

註解 [L3]: This item is only for FHD. If not FHD, please delete this item.

20 of 30





B140RTN03.1 Document Version : 0.3 21 of 30




Product Specification

AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



Note 1: If T3<200ms, the display garbage may occur. (T3>200ms is recommended)

Note 2 : If T1 or T12<0.5ms, the inrush current may cause the damage of fuse. If T1 or T12<0.5ms, the inrush current l^2t is under typical melt of fuse Spec, there is no mentioned problem.



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time:

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


8. Mechanical Characteristics

8.1 LCM Outline Dimension (Front View)



B140RTN03.1 <u>Document Version : 0.3</u> 24 of 30

Back View



Note: Prevention IC damage, IC positions not allowed any overlap over these area

B140RTN03.1 Document Version: 0.3

9. Shipping and Package

9.1 Shipping /Carton Label Format



* XXXXXXXXXXXXXX-XXXXXX




CT: CDDVN01XXXXXXX

Manufactured YY/WW Model No: B140RTN03.1


AU Optronics Made in China (Z30)

H/W: 0A F/W:1




9.2 Carton Package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	111111111	255	
03		FF	111111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	111111111		
				255	
07	FIGA Manuel Contact OR	00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	3E	00111110	62	
0B	hex, LSB first	31	00110001	49	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144	
15	Max H image size (rounded to cm)	1F	00011111	31	
16	Max V image size (rounded to cm)	11	00010001	17	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	Α0	10100000	160	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	99	10011001	153	
1C	Red y/ highER 8 bits	59	01011001	89	
1D	Green x	52	01010010	82	
1E	Green y	92	10010010	146	
1F	Blue x	26	00100110	38	
20	Blue y	21	00100001	33	
21	White x	50	01010000	80	
22	White y	54	01010000	84	
23	Established timing 1	00	00000000	0	
24	Established timing 1 Established timing 2	00	00000000	0	
25			00000000	0	_
	Established timing 3	00			
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	
29		01	00000001	1	
2A	Standard timing #3	01	0000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	

2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	FC	11111100	252	
37	Pixel Clock/10000 USB	2B	00101011	43	
38	Horz active Lower 8bits	40	01000000	64	
39	Horz blanking Lower 8bits	A0	10100000	160	
3A	HorzAct:HorzBlnk Upper 4:4 bits	61	01100001	97	
3B	Vertical Active Lower 8bits	84	10000100	132	
3C	Vertical Blanking Lower 8bits	1E	00011110	30	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	40	01000000	64	
3F	HorzSync.Width	2A	00101010	42	
40	VertSync.Offset : VertSync.Width	33	00110011	51	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	35	00110101	53	
43	Vertical Image Size Lower 8bits	AE	10101110	174	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	53	01010011	83	
49	Pixel Clock/10,000 (MSB)	1D	00011101	29	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	40	01000000	64	
4B	Horizontal Blanking Pixels, lower 8 bits	A0	10100000	160	
4C	H Pixels, upper nibble : H Blanking, upper nibble	61	01100001	97	
4D	Vertical Addressable Lines, lower 8 bits	84	10000100	132	
4E	Vertical Blanking Lines, lower 8 bits	1E	00011110	30	
4F	V lines, upper nibble : V blanking, upper nibble	30	00110000	48	
50	Horizontal Front Porch, lower 8 bits	40	01000000	64	
51	Horizontal Sync Pulse, lower 8 bits	2A	00101010	42	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	33	00110011	51	
53	Horizontal Image Size in mm, lower 8 bits	00	00000000	0	
54	Vertical Image Size in mm, lower 8 bits	35	00110101	53	
55	-	AE	10101110	174	
56 57	H Image Size, upper nibble : V Image Size, upper nibble Horizontal Border	10	00010000	16	
57	Vertical Border	00	00000000	0	
58	Bit Encode Sync Information	00	00000000	0	
59	DC	18	00011000	24	nVDPS
5A	HTOTAL	00	00000000	0	Reserved 00
5B	HA	00	00000000	0	
5C		00	00000000	0	

5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	НВР	00	00000000	0	
61	НВ	00	00000000	0	
62	HSO	00	00000000	0	
63	HS	00	00000000	0	
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	vs	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	0C	00001100	12	
72	PWM % [7:0] @ Step 5	3D	00111101	61	
73	PWM % [7:0] @ Step 10	FF	11111111	255	
74	Nits [7:0] @ Step 0	0C	00001100	12	
75	Nits [7:0] @ Step 5	3C	00111100	60	
76	Nits [7:0] @ Step 10	7D	01111101	125	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1B	00011011	27	
78	Backlight Power @ 60 nits = Backlight Power @ Step 10 =	0F	00001111	15	
79	Nits @ 100% PWM Duty =	21	00100001	33	D O
7A	Flag	7D	01111101	125	Power Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D		20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	43	01000011	67	