

CUSTOMER APPROVAL SHEET

Company Nan	ne	
MODEL	A027DN02 V2	
CUSTOMER	Title :	^
APPROVED	Name :	,00
APPROVAL FOR SPEC	IFICATIONS ONLY (Spec. Ver. 0.0)	
APPROVAL FOR SPEC	IFICATIONS AND ES SAMPLE (Spec. Ve	er. <u>0.0)</u>
APPROVAL FOR SPEC	IFICATIONS AND CS SAMPLE (Spec. V	er. <u>0.0)</u>
CUSTOMER REMARK:		

AUO PM:

P/N: 9 Comment: 97.02A36.200

 Doc. version :
 0.0

 Total pages :
 59

 Date :
 2009/10/21

Product Specification 2.7" COLOR TFT-LCD MODULE

Model Name: A027DN02 V2

Planned Lifetime: From 2009/Aug To 2010/Sep
Phase-out Control: From 2010/Oct To 2010/Dec

EOL Schedule: 2010/Dec

< >Preliminary Specification>Final Specification

Note: The content of this specification is subject to change.

© 2010 AU Optronics All Rights Reserved, Do Not Copy.



Version:

0.0

Page:

1/59

Record of Revision

Version	Revise Date	Page	Content
0.0	2009/10/21	-	







Page: 2/59

Contents

A.	General Information	4
В.	Electrical Specifications	5
	Pin Assignment	8 9
	3.2 Electrical characteristics (GND=AGND=0V)	9
	3.3 Recommended Capacitance Values of External Capacitor	,10
	3.4 Backlight driving conditions	
	4. Input timing AC characteristic	12 12
	5.2 UPS052 timing	15
	5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5) 5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5) 5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5) 5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5) 5.3 CCIR656 Timing	15 15 16
	5.3.1 CCIR656 decoding	20 20
	5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9) 5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9) 5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9) 5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9) 5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	21 22 22
	Serial control interface AC characteristic	
	6.2 The configuration of serial data at SDA terminal is at below	27
	6.3 Register table	28
	6.4 Register description	29
C.	Optical Specification (Note1, Note 2 and Note 3)	43
D.	Reliability Test Items	46
E.	Packing Form	48
F.	Outline dimension	49
G. /	Application note	50
	Application circuit	
	Power on/off sequence	
	3.2 Power off (Standby Enabling)	52
	Recommended power on/off serial command settings	
	3.2 UPS052 320 mode	54
	3.3 UPS052 360 mode	
	DIGUES OFFICE AND PROPERTY OF THE PARTY OF T	




Version: 0.0

Page: 3/59

3.4 CCIR656	56
3.5 YUV 720	57
3.6 YUV 640	58
4. Power generation circuit	59

OHA KU





Page: 4/59

A. General Information

NO.	Item	Specification	Remark
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	54 x 40.5	
3	Screen size (inch)	2.658 (Diagonal)	
4	Dot pitch (um)	56.25 x 168.75	
5	Color configuration	R, G, B delta	4
6	Overall dimension (mm)	63.5 x 46.6 x 2.6	Note 1
7	Weight (g)	18	
8	Panel surface treatment	Hard Coating	0

Note 1: Refer to F. Outline Dimension



Version: 0.0

Page: 5/59

B. Electrical Specifications

1. Pin Assignment

Pin no	Symbol	I/O	I/O Structure	Description	Remark
1	VCOM	I	-	Panel common voltage	
2	CS	ı	Type 3	Serial command enable	
3	SDA	I	Type 2	Serial command data input	_ (
4	SCL	I	Type 1	Serial command clock input	19
5	HSYNC	I	Type 1	Horizontal sync input	
6	VSYNC	I	Type 1	Vertical sync input	Y
7	DCLK	I	Type 1	Data clock input	¥
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1	Data input	
15	D0	1	Type 1	Data input; LSB	
16	GND	Р	- 0	Ground for digital circuit	
17	VDD	Р	-	System power	3.0V~3.6V
18	DVDD	С	-	Power setting capacitor connect pin	
19	V1	С	-	Power setting capacitor connect pin	
20	V2	С	-	Power setting capacitor connect pin	
21	V3	С	-	Power setting capacitor connect pin	
22	V4	С	-	Power setting capacitor connect pin	
23	VDD2	С	-	Power setting capacitor connect pin	
24	V5	С	-	Power setting capacitor connect pin	
25	V6	С	-	Power setting capacitor connect pin	
26	VDD3	С	-	Power setting capacitor connect pin	
27	VDD5	С	-	Power setting capacitor connect pin	
28	V7	С	-	Power setting capacitor connect pin	
29	V8	С	-	Power setting capacitor connect pin	
30	VGH	С	-	Power setting capacitor connect pin	
31	VGL	С	-	Power setting capacitor connect pin	
32	AGND	Р	-	Ground for analog circuit	
33	FRP	0	Type 4	Frame polarity output for VCOM	




Version: 0.0

Page: 6/59

34	COMDC	0	Type 5	VCOM DC voltage output pin	
35	VCAC	С	-	Power setting capacitor for VCOM AC	
36	DRV	Р	-	VLED boost transistor driving signal	
37	VLED	Р	Type 6	LED power anode	
38	FB	Р	Type 7	LED power cathode	
39	VCOM	I	-	Panel common voltage	C

I: Input, O: Output, C: Capacitor, P: Power, D: Dummy

Note: Definition of scanning direction, Refer to figure as below:












Page: 7/59


I/O Pin Structure:


Pull high/low resistor is $700k\Omega$.

















A



Version:

Page: 8/59

0.0

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	V	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	>	350
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
	V2	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	V	
	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	-25	70	$^{\circ}\!\mathbb{C}$	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



Version:

Page: 9/59

0.0

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

	on necessition and epotating contained (and = next = -0.1)						
Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	V _{IH}	0.7* VDD	-	VDD	٧	
Signal voltage	L Level	V_{IL}	GND	ı	0.3* VDD	V	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

3.2 Electrical characteristics (GND=AGND=0V)

<u> </u>	ona aotonotio	3 (GITD-AGITD-01					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I _{DD}	V 0.0V	-	TBD			Note 1
for V _{DD}	I _{DD(STANDBY)}	$V_{DD}=3.3V$	-	TBD		mA	Note 1
DC DC valtage	V_{GH}	$V_{DD}=3.3V$		15		V	Note 2
DC-DC voltage	V_{GL}	V _{DD} =3.3V		-10	·A	V	Note 2
VCOM voltage	V_{CAC}	-		TBD		Vp-p	AC component, Note 3
VCOM voltage	V _{CDC}	-	. <	TBD		٧	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.


Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM. Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.

3.3 Digital input signal overshoot and undershoot limitation

The digital input signal overshoot and undershoot voltage should keep under VDDIO+0.5V and over GND-0.5V.

Symbol	Overshoot	Undershoot
D0-D7		
DCLK		
HSYNC		
VSYNC	< VDDIO+0.5V	> GND-0.5V
SCL		
SDA		
CS		



ALL RIGHTS STRICTLY RESERVED. AI OR TRANSFORMED TO ANY OT



Version:

Page: 10/59

0.0

3.4 Eommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.


Pin name	Recommended value	Withstanding
Fill lialile	of capacitors (μF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.5 Aklight driving conditions

Parameter	Symbol	Min.	Тур.	Max.[Note1]	Unit	Remark
Backlight Current			25	27.5	mA	Note2
Backlight voltage	$V_{L_{z}}$		6.5	7	V	2pcs LED
Feedback voltage	V_{FB}	-	0.75	-	V	

Note1: To consider LED driver and feedback resistor tolerance.

Note2: If using LCD internal LED driver controller the maximum setting should be typical value. Ta=25 $^{\circ}$ C





Version:


0.0


Page: 11/59

4. Input timing AC characteristic

(VDD=3.0 \sim 3.6V, AGND=GND=0V, TA=25 $^{\circ}$ C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	0
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	20
Data hold time	Tdhd	6	-	-	ns	*
HSYNC width	Thsw	1	1	254	t _{DCLK}	>
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6t _H		







Version:

0.0

Page: 12/59

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

Note 1: The thbb time is adjustable by setting register HBLK; requirement of minimum blanking time and


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency		1/t _{DCLK}	13.5	27	27.19	MHz	. 0
	Period		t _H	1024	1716	1728	t _{DCLK}	49
	Display period		t _{hd}		960		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	50	70	255	t _{DCLK}	Note 1
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}			
	Pulse width		t _{hsw}	1	1	t _{hbp} - 1	t _{DCLK}	
Pariod	Period	Odd	t _V	242.5	262.5	450.5		
	Period	Even	ιγ	242.5	202.5	450.5	t _H	
	Display period	Odd	+ .		040	A. F.		
	Display period	Even	t _{vd}	240			t _H	
	Back parch	Odd	+	1	21	31	+	Note 0
VSYNC	Back porch	Even	t _{vb}	1.5	21.5	31.5	t _H	Note 2
	Front porch	Odd	+		+ + +			
	From porch	Even	t _{vfp}	/ 3	t_V - t_{vd} - t_{vb}		t _H	
	Dulas width	Odd			4 +	6+		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame	1	10	485	525	901	t _H	

minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.




Page: 13/59





Version: 0.0

Page: 14/59







Page: 15/59

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	20.54	24.535	30	MHz	
	Period		t _H	1306	1560	1907	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}	_
	Front porch	Front porch		1	t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Eve	t _V	242.5	262.5	450.5	t _H	27
	Display period	Odd Eve	t _{vd}	-	240	-	t _H	7
	Back porch	Odd	+ .	1	21	31	1	
VSYNC	Back porch	Eve	t _{vbp}	1.5	21.5	31.5	∕ t _H	
	Front porch	Odd Eve	t _{vfp}		t_V - t_{vd} - t_{vb}	A	t _H	
	Pulse width	Odd Eve	t _{vsw}	1 •	1	200	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	20.4	24.375	30	MHz	
	Period	4	ţ _H	1306	1560	1920	t _{DCLK}	
	Display period	r-est-	t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch	1	t _{hbp}	3	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
4	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Eve	t _{vd}	-	288	-	t _H	
	Back porch	Odd	+ .	3	24	34	t _H	
VSYNC	Dack policii	Eve	t _{vbp}	3.5	24.5	34.5	чн	
	Front porch	Odd Eve	t _{vfp}	t_{V} - t_{vd} - t_{vb}			t _H	
	Pulse width	Odd Eve	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame	•		585	625	901	t _H	





Page: 16/59

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1716	1907	t _{DCLK}	
	Display period		t _{hd}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t_H - t_{hd} - t_{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450 F	+ 4	
	renou	Even			202.5	450.5	t _H A	
	Display period	Odd	t .		240		. 7	7
	Display period	Even	- t _{vd}	-	240	-	th	
	Da ale manah	Odd	+	1	21	31		
VSYNC	Back porch	Even	t_{vbp}	1.5	21.5	31.5	t _H	
	Fuent neuels	Odd	+			1		
	Front porch Even		t_{vfp}		t_V - t_{vd} - t_{vb}	1	t _H	
	D. Lean Calife	Odd			6	200	t _{DCLK}	
	Pulse width	Even	t _{vsw}	1	.1			
	1 frame			485	525	901	t _H	


5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		tH	1466	1728	1920	t _{DCLK}	
	Display period		t_{hd}	-	1440	-	t _{DCLK}	
HSYNC	Back porch	7	t _{hbp}	3	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t_H - t_{hd} - t_{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	+	000 F 210 F	450 F			
		Even	t _V	292.5	312.5	450.5	t _H	
	Disalessasiad	Odd	+		288			
	Display period	Even	t _{vd}	-	200	-	t _H	
	Daal, aanah	Odd	+	3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
		Odd						
	Front porch		t_{vfp}		t_V - t_{vd} - t_{vb}		t _H	
Puls	B 1	Odd			4			
	Pulse width	Even	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame	•		585	625	901	t _H	




Version: 0.0


Page: 17/59



UPS052 Input Horizontal Timing Chart



Page: 18/59



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version:

Page: 19/59

0.0

5.3 CCIR656 Timing

DCLK (27MHz)




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

- FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field
- <XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \oplus H$ $P2=F \oplus H$ $P1=F \oplus V$ $P0=F \oplus V \oplus H$ \oplus : represents the exclusive-OR function

- Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10


	XY								
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)		
1	F	V	H	P3	P2	P1	P0		





Page: 20/59


5.3.2 CCIR656 NTSC



Line	F	V	Н	Н
Number		V	(EAV)	(SAV)
1-3	1	1	10	0
4-22	0	1 ,	7	0
23-262	0	0	7	0
263-265	0 (1	1	0
266-285	T	1	1	0
286-525	1	0	1	0


	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line	_	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video





Page: 21/59


5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1716	1907	t _{DCLK}	
	Display period		t _{hd}	1	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	45
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	B : 1	Odd		0.40.5	000.5	450.5		
	Period	Even	t _V	242.5	262.5	450.5	t _H	J- #
	Diapley period	Odd	t _{vd}		240		PAST	
	Display period	Even	Lvd	-	240	-	th	
	David accept	Odd	+	1	21	31	1	
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	
	E	Odd				A		
	Front porch	Even	t _{vfp}		t_{V} - t_{vd} - t_{vb}		t _H	
	D 1	Odd			47//			
	Pulse width	Even	t _{vsw}	<u>-</u>	1	-	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol		Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1728	1920	t _{DCLK}	
	Display period	1	t _{hd}	-	1440	-	t _{DCLK}	
	Back porch		t _{hbp}	3	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}	t _{DCLK}		
	Pulse width		t _{hsw}	ı	1	-	t _{DCLK}	
	Period	Odd Even	t _V	292.5	312.5	450.5	t _H	
1	Display period	Odd Even	t _{vd}	-	288	-	t _H	
0		Odd		3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
		Odd						
	Front porch	Even	t_{vfp}		t_V - t_{vd} - t_{vb}		t _H	
	.	Odd			4			
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame			585	625	901	t _H	





Page: 22/59

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	20.65	24.535	30	MHz	
	Period		t _H	1314	1560	1907	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Eve	t _V	242.5	262.5	450.5	t _H	
	Display period	Odd Eve	t _{vd}	-	240	-	t _H	3
	Б	Odd		1	21	31	AY	7
VSYNC	Back porch	Eve	t _{vbp}	1.5	21.5	31.5	7	
	Front porch	Odd Eve	t _{vfp}		t _V - t _{vd} - t _{vb}		t _H	
	Pulse width	Odd Eve	- t _{vsw}	-	10	-	t _{DCLK}	
	1 frame			485 🏻	525	901	t _H	

5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	20.5	24.375	30	MHz	
	Period		At _H			1920	t _{DCLK}	
	Display period	4 (t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch /		t_{hbp}	3	240	255	t _{DCLK}	
	Front porch	1	t _{hfp}		t _H - t _{hd} - t _{hbp}	t _{DCLK}		
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
1	Display period	Odd Eve	t _{vd}	-	288	-	t _H	
	D. I I	Odd	+	3	24	34		
VSYNC	Back porch	Eve	t_{vbp}	3.5	24.5	34.5	t _H	
1 7		Odd						
	Front porch	Eve	t_{vfp}		t_V - t_{vd} - t_{vb}		t _H	
		Odd	1		4			
	Pulse width	Eve	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame	•		585	625	901	t _H	



Page: 23/59




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version: 0.0

Page: 24/59





Version:

0.0

Page:

25/59


5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_{n}=1.164^{*}[(Y_{2n-1}+Y_{2n})/2-16] + 1.596^{*}(C_{rn}-128)$

 $G_n \! = \! 1.164^* \! [(Y_{2n-1} \! + \! Y_{2n})/2 \! - \! 16] - 0.813^* (C_{rn} \! - \! 128) - 0.392^* (C_{bn} \! - \! 128)$

 $B_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$


Where Y:16~235 Cr:16~240 Cb:16~240






Page: 26/59

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	50	-	- 6	ns
Serial data input setup Time	t _{S1}	50	-	9	ns
CS input hold Time	t _{H0}	50	-		ns
Serial data input hold Time	t _{H1}	50	• -4	-	ns
SCL pulse low width	t _{W1L}	50	-	-	ns
SCL pulse high width	t _{W1H}	50) -	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version:

0.0


Page: 27/59

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W			Add	ress						DA	ΛTA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





Version:

Page: 28/59

0.0

6.3 Register table

N		Re	gis	ter	add	lres	s		MSB Register data (default setting) LSB							ng)
No.	A6	R/W	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)	Х	х	VCAC (1)	V	COM_AC (101)	
R1	0	0	0	0	0	0	0	1	VCDCE (1)	х			V	COM_DC (0Ah)		0)
R3	0	0	0	0	0	0	1	1					htness 40h)		. ^	5
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)		SEL 00)		C/PAL 10)	VDIR (1)	HDIR (1)
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)		PFM_D (011		SHDB2 (1)	SHDB1 (1)	STB (0)
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)							
R7	0	0	0	0	0	1	1	1		HBLK(46h)						
R8	0	0	0	0	1	0	0	0	BL_DI (00)		Х	x	×	х	х	х
R12	0	0	0	0	1	1	0	0	PAIF (00)		Х	CbCr (0)	х	Vdpol (1)	Hdpol (1)	DCLKpol (0)
R13	0	0	0	0	1	1	0	1					AST_RGI 40h)	В		
R14	0	0	0	0	1	1	1	0	x	. 3		SI	JB-CONT (40h	_		
R15	0	0	0	0	1	1	1	1	×	37		SU	B-BRIGH (40h	TNESS_R		
R16	0	0	0	1	0	0	0	0	x	Y		SI	JB-CONT (40h	_		
R17	0	0	0	1	0	0	0	1	X			SU	B-BRIGH (40h	TNESS_B n)		
R21	0	0	0	1	0	1	0		LEC	LED_ON_CYCLE LED_ON_RATIO (1111)						
		F	348	~R7	79	A	-	•	Gamma	a adjustme	ent reg	gisters, _l	olease ref	er to registe	er descrip	
R97	1	0	1	0	0	0	0	1	Х	x x X x x x GAMMA setting (1)						

Note: 1. "x" => please set to '0'.



Version: 0.0

Page: 29/59

6.4 Register description

R0:

No.		Re	gis	ter	add	res	s		MSB		Register data					LSB
NO.	A 6	R/W	/ A5 A4 A3 A2 A1 A0 D7 D6							D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	Х	VCAC(0)	VC	OM_AC	(011)

VCOM_AC: Common voltage AC level selection (deviation ±0.1V)

•	VCOM_AC	;	VCAC	Voltago (V)
D2	D1	D0	D3	Voltage (V)
0	0	0	0	5.9
0	0	0	1	6.0
0	0	1	0	6.1
0	0	1	1	6.2
0	1	0	0	6.3
0	1	0	1	6.4
0	1	1	0	6.5(Default)
0	1	1	1	6.6
1	0	0	0	5.4
1	0	0	1	5.5
1	0	1	0	5.6
1	0	1	1	5.7
1	1	Χ	X	5.8

CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'					
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3					
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2					



Version: 0.0


Page: 30/59

R1:

No	Register address								MSB	ASB Register data							
NO	A6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1							
R1	0	0	0	0	0	0	0	1	VCDCE (1)) x VCOM_DC (0Ah)							

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.50
:	
0Ah(Default)	0.70(Default)
:	:
3Fh	1.76



VCDCE: VCOM DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.	Register address								MSB Register data							LSB	
NO.	A6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D6 D5 D4 D3 D2 D1						
R3	0	0	0	0	0	0	1	1		Brightness (40h)							

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



Version: 0.0

Page: 31/59

R4:

No.		Register address							MSB		R	egister	data			LSB
NO.	A6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/F	PAL(10)	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function	
0	Right to left scan	
1	Left to right scan (Default)	

VDIR: Vertical scan direction setting

VDIR	Function	
0	Down to up scan	
1	Up to down scan (Default)	

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	/PAL	Mode
D3	D2	Widde
0	0	PAL
0	1	NTSC
1	Χ	Auto detection (Default)

SEL: Input data timing format selection

CCID601	YUV	SI	EL	INPUT TIMING FORMAT
CCIR601	YUV	D5	D4	INFOT TIMING FORMAL
0	0	0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	Х	UPS052 360 × 240
0	1	1	0	CCIR656
1	1	0	Х	YUV 640(*)
1	1	1	Х	YUV 720(*)

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



Version:

0.0

Page: 32/59

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to driver ic, it will be executed immediately

Narrow: Normal display and Narrow display selection.


Narrow	Function	
0	Normal display (Default)	
1	Narrow Display	



Narrow=0



Narrow=1





Page: 33/59

R5:

No	Register address								MSB	ASB Register data						LSB
NO	A6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function	
0	Standby mode (Default)	
1	Normal operation	

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function	
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function				
0	Reset all registers to default value				
1	Normal operation (Default)				

When this command is sent to driver ic, it will be executed immediately

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



Version:

0.0

Page: 34/59

R6:

No				MSB		Regis	ster data	1			LSB					
INO	A6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	BLK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	. ~
16h	22(Default)	H (line)
1Fh	31	7)

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



Version: 0.0

Page: 35/59


R6 & R7:

No	Register address						s		MSB Register data						LSB	
140	A 6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	IBLK_EN(0) LED_Current(00) VBLK(15h)						
R7	0	0	0	0	0	1	1	1	HBLK(46h)							

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
Х	32h	50		
Х	46h	70(Default)	DCLK(*)	UPS051
Х	FFh	255		
0	-	241(fixed)	DCLK(*)	UPS052
1	02h~FF	2~255	DCLK(*)	UF3032
0	-	240(fixed)	DCLK(*)	YUV640, YUV720
1	02h ~ FFh	2 ~ 255	DCLK(*)	100040, 100720

^{*}The frequency of DCLK is different under different input timing.



R8:

No.	Register address						s		MSB Register data						LSB	
NO.	A6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		Х	Х	Х	х	х	Х

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



Version: 0.0

Page: 36/59

R12:

No	No. Register address					MSB	ASB Register data						LSB			
NO.	A6	R/W	A5	A 4	А3	A2	A1	A 0	D7	D6	D5	D4	D3	D2	D1	D0
R12	0	0	0	0	1	1	0	0	PAIF	R(00)	х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function	
0	Positive polarity (Default)	17
1	Negative polarity	


HDpol: HSYNC polarity selection

HDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	

VDpol: VSYNC polarity selection

VDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	







Version:

Page: 37/59

0.0

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PAIR		VBLK	Unit
D7	D6	ODD/EVEN	Offic
х	0	21/21(Default)	∐ (lino)
Х	1	21/20	H (line)

CCIR656/YUV640/YUV720 NTSC/PAL (**)


PA	IR		VBLK					
D7	D6		ODD/EVEN					
0	0	22/22						
0	1	22/23		II (line)				
1	0	23/22		H (line)				
1	1	23/23	25'					

^(*) The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.



Version: 0.0

Page: 38/59

R13:

No.		Re	gis	ter	add	lres	s		MSB Register data									
NO.	A6	A6 R/W A5 A4 A3 A2 A1 A							D7	D7 D6 D5 D4 D3 D2 D1 D0								
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB(40h)								

CONTRAST_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain	
00h	0	
40h	1(Default)	
FFh	3.984	

R14~R17:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data LS									
NO.	A 6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1 D0									
R14	0	0	0	0	1	1	0	1	Х			SUB-CC	NTRAST	_R(40h)					
R16	0	0	0	1	0	0	0	0	Х	SUB-CONTRAST_B(40h)									

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Re	gis	ter a	add	res	s		MSB Register data									
140.	A 6	R/W	Α5	Α4	А3	A 2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1 D0								
R15	0	0	0	0	1	7	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	X	0	0	0	1	Х	SUB-BRIGHTNESS_B(40h)								

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



Version:

Page: 39/59

0.0

R21:

No.		Re	gis	ter	add	res	s		MSB		LSB					
NO.	A6	A6 R/W A5 A4 A3 A2 A1 A							D7	D6	D5	D4	D3	D2	D1	D0
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111) LED_ON_RATIO (1111							

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.

LI	ED_ON	I_RAT	10	Value
D3	D2	D1	D0	Value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)


LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value				
D7	D6	D5	D4	value				
0	0	0	0	1				
0	0	0	1	2				
0	0	1	0	3				
0	0	1	1	4				
0	1	0	0	5				
0	1	0	1	6				
0	1	1	0	7				
0	1	1	1	8(Default)				
1	0	0	0	9				
1	0	0	7	10				
1	0	4	Ō	11				
1	0	1	1	12				
1	1	0	0	13				
1 /	1	0	1	14				
1		1	0	15				
1	<i>)</i> 1	1	1	16				



Version: 0.0

Page: 40/59



 $16* \texttt{LED_ON_CYCLE} = \texttt{LED_ON_CYCLE} * (\texttt{LED_ON_RATIO} * 16 \) \ + \ \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_RATIO} * 16) \) \ + \ \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_RATIO} * 16) \)$

(Cycle)

(Enable)

(Disable)

Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128 (HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8 * (16-(10/16)*16) = 48(HSYNC)

→62.5% on

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version:

0.0

Page: 41/59

R48 ~ R79:


		79: Re	gis	ter	add	Ires	S		MSB			Registe	r data			LSB			
No.	A6	R/W							D7	D6	D5	D4 D3 D2 D1 D0							
R48	0	0	1	1	0	0	0	0	Х	Х		GMA_V63+(000111)							
R49	0	0	1	1	0	0	0	1	х	х			GAM_V60	+(100010)	ı				
R50	0	0	1	1	0	0	1	0	х	Х		GMA_V57+(101010)							
R51	0	0	1	1	0	0	1	1	х	х	х	x GMA_V55+(01110)							
R52	0	0	1	1	0	1	0	0	х	Х	х	x GMA_V52+(01101)							
R53	0	0	1	1	0	1	0	1	х	Х	х	x GMA_V48+(10010)							
R54	0	0	1	1	0	1	1	0	х	х	х	Х		GMA_V43	3+(1101)				
R55	0	0	1	1	0	1	1	1	х	Х	х	Х		GMA_V38	3+(1000)				
R56	0	0	1	1	1	0	0	0	х	Х	х	Х		GMA_V25	5+(0001)				
R57	0	0	1	1	1	0	0	1	х	х	х	Х	0	GMA_V20)+(1000)				
R58	0	0	1	1	1	0	1	0	х	х	х		GMA	V15+(01	000)				
R59	0	0	1	1	1	0	1	1	х	Х	х		GMA	_V11+(01	100)				
R60	0	0	1	1	1	1	0	0	х	х	х	ļ.	GMA	A_V8+(011	10)				
R61	0	0	1	1	1	1	0	1	х	Х		()	GMA_V6-	+(101111)					
R62	0	0	1	1	1	1	1	0	х	х	. 1		GMA_V3+	+(101011)					
R63	0	0	1	1	1	1	1	1	х	х			GMA_V0+	-(100001)					
R64	1	0	0	0	0	0	0	0	х	x			GMA_V0-	(100001)					
R65	1	0	0	0	0	0	0	1	х	x	7		GMA_V3-	(101011)					
R66	1	0	0	0	0	0	1	0	X	X			GMA_V6	-(101111)					
R67	1	0	0	0	0	0	1	1	x	×	х		GM	A_V8-(011	10)				
R68	1	0	0	0	0	1	0	0	(x)	X	х		GMA	_V11-(01	100)				
R69	1	0	0	0	0	1	0	1	x	х	х		GMA	_V15-(010	000)				
R70	1	0	0	0	0	1	1	0	х	х	х	Х		GAM_V2	0-(1000)				
R71	1	0	0	0	0	1.4	1	1	х	х	х	Х		GMA_V2	5-(0001)				
R72	1	0	0	0	1	0	Ó	0	х	х	х	Х		GMA_V3	8-(1000)				
R73	1	0	0	Ó	7	0	0	1	х	х	x x GMA_V43-(1101)								
R74	1	0	0	0	1	0	1	0	х	х	x GAM_V48-(10010)								
R75	1	0	0	0	1	0	1	1	х	х	x GMA_V52-(01101)								
R76	-	0	0	0	1	1	0	0	х	Х	х		GMA	_V55-(01	110)				
R77	1)	0	0	0	1	1	0	1	х	х			GMA_V57	-(101010)					
R78	1	0	0	0	1	1	1	0	x	Х			GMA_V60	-(100010)					
R79	1	0	0	0	1	1	1	1	х	х	GMA_V63-(000111)								

16 adjustable points



Version: 0.0

Page: 42/59



R97:

No.		Register address							MSB	LSB						
NO.	A6	R/W	Α5	Α4	A3	A2	Α1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R97	1	0	1	0	0	0	0	1	Х	x	X	Х	Х		Х	GAMMA2.2(0)

GAMMA2.2 setting: Select auto or manual gamma setting

GAMMA setting	Description
1	Manual set gamma by R48~ R79.
0	Auto set to Default Gamma (Close to 2.2).



A027DN02 V2 Application Note	Version	0.0
	Page	43/59

C. Optical Specification (Note1, Note 2 and Note 3)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response 1	Γime							
Rise		Tr	θ=0°		15	30	ms	Note 4
Fall		Tf	0= 0 ⁻		30	50	ms	39
Contrast ra	atio	CR	At optimized viewing angle	500	800			Note 5,6
	Тор	Φ_{T}		70	80	1		
Viewing Angle	Bottom	$\Phi_{\scriptscriptstyle B}$	CR≧10	70	80	<u></u>	deg.	Note 7
Viewing Angle	Left	$\Phi_{\scriptscriptstyle L}$	Un≤ IU	70	80		ueg.	Note 7
	Right	$\Phi_{\scriptscriptstyle R}$		70	80			
Brightnes	SS	Y_L	θ=0°	280	350		cd/m ²	Note 8
	White	Х	θ=0°	0.25	0.30	0.35		
	vviile	Υ	θ=0°	0.27	0.32	0.37		
	Red	X	θ=0°	0.55	0.60	0.65		
Chromaticity	neu	Y	θ=0°	0.30	0.35	0.40		
Chromaticity	Green	Х	θ=0°	0.29	0.34	0.39		
	Green	Υ	θ=0°	0.52	0.57	0.62		
	Dluc	× (θ=0°	0.11	0.16	0.21		
	Blue	Y	θ=0°	0.06	0.11	0.16		
Uniformi	ty	ΔY_{L}	%	70	75		%	Note 10

Note 1. Ambient temperature = 25° C.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.


Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



A027DN02 V2 Application Note	Version	0.0
	Page	44/59



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6. White $V_{i=0} + 1.5V$

Black $Vi=V_{i50} \pm 2.0V$


"±" Means that the analog input signal swings in phase with COM signal.

" $\overline{+}$ " Means that the analog input signal swings out of phase with COM signal.

V_{i50}: The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


Note 7. Definition of viewing angle, ϕ , Refer to figure as below.






A027DN02 V2 Application Note	Version	0.0
	Page	45/59

Note 8. Measured at the center area of the panel in gray level 255



Note 10. Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$




A027DN02 V2 Application Note	Version	0.0
	Page	46/59

D. Reliability Test Items

No.	Test items	Conditions		Remark
1	High Temperature Storage	Ta= 80°C	240Hrs	
2	Low Temperature Storage	Ta= -25°C	240Hrs	7
3	High Ttemperature Operation	Tp= 60°C	240Hrs	45
4	Low Temperature Operation	Ta= 0°C	240Hrs	
5	High Temperature & High Humidity	Tp= 60℃. 90% RH	240Hrs	Operation
6	Heat Shock	-25℃~80℃, 50 cycle,	2Hrs/cycle	Non-operation
7	Electrostatic Discharge	Air-mode : +/- 8 Contact-mode : +		Note 2,3
8	Vibration	Stoke : 1.5r	55Hz~10Hz	Non-operation JIS C7021, A-10 condition A
10	Mechanical Shock	100G . 6ms, ±X,: 3 times for each d		Non-operation JIS C7021, A-7 condition C
11	Vibration (With Carton)	Random vibrat 0.015G ² /Hz from 5 –6dB/Octave from 20	~200Hz	IEC 68-34
12	Drop (With Carton)	Height: 60cr 1 corner, 3 edges, 6		
13	Pressure test (For LC Bubble issue)	Test Pin : diameter = 9mm 5 kgf tested at the center o 5 sec		Note.4

Note 1. Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below,





A027DN02 V2 Application Note	Version	0.0
	Page	47/59

Note 3. ESD testing method.

1. Ambient: 24~26°€, 56~65%RH

2. Instruments: Noiseken ESS-2000,

3. Operation System: "CX40FL-B"


4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:

a. Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point

6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.

Note4: This test is for LC Bubble issue verification, AUO adopts 5 kgf force at the center of active area for 5 sec while LCD is at OFF status. After this testing, there won't be permanent LC Bubbles occurred at the testing area.



A027DN02 V2 Application Note	Version	0.0
	Page	48/59


E. Packing Form





A027DN02 V2 Application Note	Version	0.0
	Page	49/59

F. Outline dimension






A027DN02 V2 Application Note	Version	0.0
	Page	50/59

G. Application note

1. Application circuit

1.1 External LED drive backlight



Note2: Use external LED driver must set R5[1](SHDB1)= "0".




A027DN02 V2 Application Note	Version	0.0
	Page	51/59

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register R5: STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.






A027DN02 V2 Application Note	Version	0.0
	Page	52/59

3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.






A027DN02 V2 Application Note	Version	0.0
	Page	53/59

3. Recommended power on/off serial command settings


3.1 UPS051





A027DN02 V2 Application Note	Version	0.0
	Page	54/59


3.2 UPS052 320 mode





A027DN02 V2 Application Note	Version	0.0
	Page	55/59


3.3 UPS052 360 mode





A027DN02 V2 Application Note	Version	0.0
	Page	56/59


3.4 CCIR656





A027DN02 V2 Application Note	Version	0.0
	Page	57/59


3.5 YUV 720





A027DN02 V2 Application Note	Version	0.0
	Page	58/59

3.6 YUV 640





A027DN02 V2 Application Note	Version	0.0
	Page	59/59

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:

