

(V) Preliminary Specifications() Final Specifications

Module 17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlig design	
Model Name	B173HAN01.6 (HW:0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date	Appr	oved by	Date
				<u>2017/08/03</u>
Checked & Approved by	Date	Prep	ared by	Date
				<u>2017/08/03</u>
Note: This Specification is swithout notice.	subject to change		NBBU Market AU Optronics	ing Division s corporation

Contents



1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	28
9.3 Shipping Package of Palletizing Sequence	28
10 Appendix: EDID Description	20



Record of Revision

Ve	ersion and Date	Page	Old description	New Description	Remark
0.1	2017/5/5	AII	First edition		
0.2	2017/8/3	5	4 Lane eDP 1.4a	4 Lane eDP 1.3	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12)Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B173HAN01.6 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and RGB 8-bits data driver with LED backlight driving circuit. All input signals are eDP interface compatible.

B173HAN01.6 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:


Items	Unit	Specificati	ions			
Screen Diagonal	[mm]	17.3"(17.26	6)			
Active Area	[mm]	381.888 x 214.812				
Pixels H x V		1920 x 3 (RGB) x 1080				
Pixel Pitch	[mm]	0.1989 x 0.	.1989			
Pixel Format		R.G.B. Vertical Stripe				
Display Mode		AHVA,Normally Black				
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m ²]	300 typ. (5 points average) 255 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		1000 typ				
Response Time	[ms]	25 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	7.54 W Max (Max : Include Logic@ mosaic and Blu power)				
Weight	[Grams]	550g max				
			Min.	Тур.	Max.	
		Length	397.6	398.1	398.6	
Physical Size	[mm]	Width	250	250.5	251	
		Thickness	-	-	4	
Electrical Interface		4 Lane eDF	P 1.3			




Glass Thickness	[mm]	0.5
Surface Treatment		Anti-Glare, Hardness 3H
Support Color		8-bit
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=25mA (Base Panel Only)			5 points average	255	300	-	cd/m2	1, 4, 5.
\(\tau_1 \)		θR θL	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	4, 9
Viewing A	igie	ψH ψL	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	-		4, 9
Luminan Uniformi		δ5Ρ	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR			1000	-		4, 6
Cross ta	Cross talk					4		4, 7
Response	Гіте	TRT	Rising + Falling	-	25	35		
	Red	Rx		0.608	0.638	0.668		
		Ry		0.307	0.337	0.367		
Color /	Green	Gx		0.292	0.322	0.352		
Chromaticity		Gy		0.580	0.610	0.640	_	
Coodinates	Blue	Вх	CIE 1931	0.121	0.151	0.181		4
	Diue	Ву		0.018	0.048	0.078		
	\A# **	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%			72	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	_	Maximum Brightness of five points
δ _{W5}	_	Minimum Brightness of five points
Σ.		Maximum Brightness of thirteen points
δ _{W13} =		Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION


Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 40 Pin



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	3.6	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.7	[Watt]	Note 1
IDD	IDD Current	-	-	567	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Mosaic Pattern at 3.3V driving voltage. (P_{max}=V_{3.0} x I_{white})

Note 2: Measure Condition






Vin rising time

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		V		
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	150		1320	mV		

Follow as VESA display port standard V1.3

Display Port AUX_CH signal:





	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.3



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power					51.8.4.4.7	
Consumption	PLED	-	-	5.84	[Watt]	(Ta=25°C), Note 1
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25℃), Note 2

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	7.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.2		3.3	[Volt]	
LED Enable Input Low Level	VLED_EN			0.6	[Volt]	Define as
PWM Logic Input High Level		2.2		3.3	[Volt]	Connector
PWM Logic Input Low Level	VPWM_EN			0.6	[Volt]	Interface (Ta=25°ℂ)
PWM Input Frequency	FPWM (Note 2)	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



AU OPTRONICS CORPORATION

Note 2: TCON Rom code set FPWM: 102Hz~30K Hz (for DPCD setting). This has pass NVSR certification. For Panel application, The NB system sends the PWM frequency in this range setting (200Hz~10KHz). To sure to avoid out Product spec.

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					1920	C
1st Line	R G B F	R G B		R G	В	R G	В
				,			
		- :					
		:	•				
		:	•				
		:	1	1			
	ı	1	1	1			
1080th Line	RGBF	R G B		R G	В	R G	В

B173HAN01.6 Document Version : 0.2 17 of 30



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	I-PEX or compatible
Type / Part Number	eDP / 20455-040E-12R or compatible
Mating Housing/Part Number	I-PEX / 20453-040T-01 or compatible

6.2.2 Pin Assignment


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

Model		
Pin	Signal Name	Description
1	NC	NC
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1



	AU OF INONICS CONFORMION			
Lane1_P	True Signal Link Lane 1			
H_GND	High Speed Ground			
Lane0_N	Comp Signal Link Lane 0			
Lane0_P	True Signal Link Lane 0			
H_GND	High Speed Ground			
AUX_CH_P	True Signal Auxiliary Ch.			
AUX_CH_N	Comp Signal Auxiliary Ch.			
H_GND	High Speed Ground			
LCD_VCC	LCD logic and driver power			
LCD_VCC	LCD logic and driver power			
LCD_VCC	LCD logic and driver power			
LCD_VCC	LCD logic and driver power			
LCD_Self_Test	LCD Panel Self Test Enable			
LCD GND	LCD logic and driver ground			
LCD GND	LCD logic and driver ground			
LCD GND	LCD logic and driver ground			
LCD GND	LCD logic and driver ground			
HPD	HPD signale pin			
BL_GND	Backlight_ground			
BL_Enable	Backlight On / Off			
BL PWM DIM	System PWM signal Input			
NC	NC			
NC	NC			
BL_PWR	Backlight power			
BL_PWR	Backlight power			
BL_PWR	Backlight power			
BL_PWR	Backlight power			
NC	NC			
	H_GND Lane0_N Lane0_P H_GND AUX_CH_P AUX_CH_N H_GND LCD_VCC LCD_VCC LCD_VCC LCD_Self_Test LCD GND LCD GND LCD GND LCD GND BL_GND BL_GND BL_GND BL_Fnable BL PWM DIM NC NC BL_PWR BL_PWR BL_PWR			






Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.

∵-con)isplay Port RX





6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /120Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	Rate	-	-	120	-	Hz
Clock fro	equency	1/ T _{Clock}		285.4		MHz
	Period	T _V		1142		
Vertical	Active	T _{VD}		1080		T_{Line}
Section	Blanking	T _{VB}		62		
	Period	T _H		2080		
Horizontal	Active	T _{HD}		1920		T _{Clock}
Section	Blanking	T _{HB}		160		

Note 1: The above is as optimized setting

Note 2: DE mode only

Note 3: The maximum clock frequency = (1920+B)*(1080+A)*120 <TBD MHz




AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

B173HAN01.6 Document Version : 0.2 22 of 30



Display Port Panel Power Sequence Timing Parameters

Timing	D!4!	David Inc		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

⁻upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

⁻when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% r. 10% VLED_Low	10%	
(not ridg)	T19	T20	

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	
T16	10	9
T17	10	4
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 60℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

B173HAN01.6 Document Version: 0.2

4.00 Max.

Product Specification


AU OPTRONICS CORPORATION

8. Mechanical Characteristics


8.1 LCM Outline Dimension

 $4-0.80\pm0.30$

M880




AU OPTRONICS CORPORATION






- 9. Shipping and Package
- 9.1 Shipping Label Format



9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description



B173HAN01.6 Document Version : 0.2 30 of 30