

- ( ) Preliminary Specifications(V ) Final Specifications

Module	14.1" WXGA Color TFT-LCD with LED Backlight design
Model Name	B141EW05 V1
Note ( 🗭 )	LED Backlight with driving circuit design

Customer D	ate	Approved by	Date
Checked & Approved by	ate	Prepared by	
Note: This Specification is subject to c notice.	hange without	NBBU Marketing D AU Optronics cor	



# **Contents**

	Handling Precautions
2.	General Description 3
	2.1 General Specification
	2.2 Optical Characteristics
3.	Functional Block Diagram
4.	Absolute Maximum Ratings
	4.1 Absolute Ratings of TFT LCD Module
	4.2 Absolute Ratings of Backlight Unit
	4.3 Absolute Ratings of Environment
5.	Electrical characteristics
	5.1 TFT LCD Module
	5.2 Backlight Unit
6.	Signal Characteristic
	6.1 Pixel Format Image
	6.2 The input data format
	6.3 Signal Description/Pin Assignment
	6.4 Interface Timing
7.	Connector Description
	7.1 TFT LCD Module
8.	LED Driving Specification
	8.1 Connector Description
	8.2 Pin Assignment
9.	Vibration and Shock Test
	9.1 Vibration Test
	9.2 Shock Test Spec:
10	). Reliability 3
11	. Mechanical Characteristics
	11.1 LCM Outline Dimension
	11.2 Screw Hole Depth and Center Position
12	2. Shipping and Package
	12.1 Shipping Label Format
	12.2 Carton package
	11.3 Shipping package of palletizing sequence
13	B. Appendix: EDID description
	rr



# **Record of Revision**

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2007/10/25	AII	First Edition for Customer		
0.2	2007/12/12	16	Modify (1) Pixel Format Image	(1) Modify RGB orders	
		28,29	(2) LCM Outline drawing	(2) Modify connector position	
		18,19	(3) Pin assignment	(3) Modify Pin assignment 30~40	
		5	(4) Power Consumption	(4) Total Power Consumption=4.9W	
		13	(5) Logic Power Consumption	(5) Logic Power Consumption=1.1W	
		33	(6) EDID code	(6) Update EDID code	
0.3 2	2008/1/11	18	Update (1)Pin assigment	(1) Update Pin assigment	
0.4 2	2008/2/18	5	Update (1) Brightness spec.	(1) Brightness typ. 220 min.187	
0.5 2	2008/2/27	5	Power consumption to 4.9W(max)	Total Power consumption <4.2W exclused the conversion efficiency	
0.6 2	2008/3/12	24	LED Power ON/OFF Sequence	Add Panel Power ON/OFF Sequence	
0.7 2	2008/4/14	27	Vibration test Spec.	Vibration test Spec.	
			Frequency: 5~150 Hz	Frequency: 10~500 Hz	
0.8 2	2008/5/20	28	Drawing	Update drawing	
0.9 2	2008/5/21	26	Mating Housing/Part Number	IPEX 20345 series or compatible	
1.0 2	2008/8/12	6,22	RGB Chromaticity Coodinates	RGB Chromaticity Coodinates	
			Clock frequency	Clock frequency=71.1	
1.1 2	200810/02	15	Output PWM frequency=200 HzMax	Output PWM frequency=20K HzMax	
			Duty ratio =20% Min	Duty ratio =15% Min	
		32	Update EDID	Update EDID	



### AU OPTRONICS CORPORATION

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. High voltage is supplied to these parts when power turn on.



AU OPTRONICS CORPORATION

## 2. General Description

B141EW05 V1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B141EW05 V1 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit		Specifi	cations		
Screen Diagonal	[mm]	357.7 (14.1W")				
Active Area	[mm]	303.36 X 189.6				
Pixels H x V		1280x3(RG	iB) x 800			
Pixel Pitch	[mm]	0.237				
Pixel Format		B.G.R. Ver	tical Stripe			
Display Mode		Normally W	/hite			
White Luminance (ILED=20mA) Note: ILED is LED current	[cd/m <sup>2</sup> ]	220 typ. (5 points average) 187 min. (5 points average) (Note1)				
Luminance Uniformity		1.25 max. (	5 points)			
Contrast Ratio		400 typ				
Response Time	[ms]	8 typ / 12 N	1ax			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	4.2 max. (Ir	nclude Logic	and Blu pov	ver) (Note1)	
Weight	[Grams]	375 max.				
Physical Size without inverter,	[mm]		Min.	Тур.	Max.	
bracket.		Length	319	319.5	320	
		Width 205 205.5 206				
		Thickness 4.8 - 5.5			5.5	
Electrical Interface		1 channel LVDS				
Surface Treatment		Anti-Glare,				



Support Color		262K colors ( RGB 6-bit )
Temperature Range Operating Storage (Non-Operating) RoHS Compliance	[°C]	0 to +50 -20 to +65 RoHS Compliance


Note 1. Total power consumption including LED power efficiency <4.9W max.

**2.2 Optical Characteristics** The optical characteristics are measured under stable conditions at 25  $^{\circ}$ C (Room Temperature) :


Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA		5 points average	187	220	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle	$oldsymbol{ heta}$ R $oldsymbol{ heta}$ L	Horizontal (Right) CR = 10 (Left)	40 40	45 45		degree	
Viewing Angle	<b>ф</b> н <b>ф</b> ∟	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminance Uniformity	δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity	$\delta$ 13P	13 Points	-	-	1.50		2, 3, 4
Contrast Ratio	CR		300	400	-		4, 6
Cross talk	%				4		4, 7
	T <sub>r</sub>	Rising	-	6	10		
Response Time	$T_f$	Falling	-	2	5-	msec	4, 8
	$T_{RT}$	Rising + Falling	-	8	12		
	Red x		0.525	0.575	0.625		
	Red y		0.285	0.335	0.385		
	Green x		0.265	0.315	0.365		
Color /	Green y		0.500	0.550	0.600		
Chromaticity	Blue x	CIE 1931	0.105	0.155	0.205		4
Coodinates	Blue y		0.085	0.135	0.185		
	White x		0.263	0.313	0.363		
	White y		0.279	0.329	0.379		
NTSC	%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


0		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta$ w13	=	Minimum Brightness of thirteen points

Note 4: Measurement method



### AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, , and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$ 

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)


### AU OPTRONICS CORPORATION

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





## 3. Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches wide Color TFT/LCD 40 Pin (One ch/connector Module:





AU OPTRONICS CORPORATION

## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions
LED Driving Voltage	$V_{LED}$	-	36 (Row Output)	[Volt]	Note 1,2,3
LED Driving Current	I <sub>LED</sub>	-	30 (Row Output)	[mA] rms	Note 1,2,3

4.3 Absolute Ratings of Environment


<u> </u>									
Item	Symbol	Min	Max	Unit	Conditions				
Operating Temperature	TOP	0	+50	[°C]	Note 4				
Operation Humidity	HOP	8	95	[%RH]	Note 4				
Storage Temperature	TST	-20	+65	[°C]	Note 4				
Storage Humidity	HST	5	95	[%RH]	Note 4				

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range





### 5. Electrical characteristics

### 5.1 TFT LCD Module

### 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.1	[Watt]	Note 1/2
IDD	IDD Current	-	350	450	[mA]	Note 1/2
lRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time



### 5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V <sub>F</sub>	2.95	3.15	3.35	[Volt]	(Ta=25°ℂ)
LED Forward Current	I <sub>F</sub>		20	30	[mA]	(Ta=25°ℂ)
LED Power consumption	P <sub>LED</sub>		3.78		[Watt]	(Ta=25°C) Note 1
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C) I <sub>F</sub> =20 mA Note 2
Output PWM frequency	F <sub>PWM</sub>	180	200	20K	Hz	
Duty ratio		15		100	%	

Note 1: Calculator value for reference IF×VF =P

**Note 2:** The LED life-time define as the estimated time to 50% degradation of initial luminous.



# 6. Signal Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1						12	80
1st Line	R G B	B G R		R	G	В	R	G B
		-	0 •		ı			
			• 6					
			1					
					T			
800th Line	R G B	R G B		R	G	В	R	G B



## 6.2 The input data format

RxCLKIN	N	
RxIN0	G0 R5 R4 R3 R2 R1 R0	$\searrow$
RxIN1	B1 B0 G5 G4 G3 G2 G1	$\rightarrow$
RxIN2	DE VS HS B5 B4 B3 B2	$\rightarrow$

Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1 R0	Red Data 1	
nu	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2 G1	Green Data 2	
G0	Green Data 1 Green Data 0 (LSB)	
GU	Green Data 0 (LSD)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1 B0	Blue Data 1 Blue Data 0 (LSB)	
טט	Diue Dala V (LOD)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and
		DE signals. All pixel data shall be valid at the
		falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
VC	Vertical Syna	data shall be valid to be displayed.
VS HS	Vertical Sync Horizontal Sync	The signal is synchronized to RxCLKIN.  The signal is synchronized to RxCLKIN.
113	i ionzoniai Syno	THE SIGNAL IS SYNCHIONIZED TO FIXOLININ.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



# 6.3 Signal Description/Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.


PIN#	Signal Name	Description
1	GND	Ground
2	VDD	+3.3V Power Supply
3	VDD	+3.3V Power Supply
4	V <sub>EDID</sub>	+3.3V EDID Power
5	NC	No Connection (Reserve for AUO test)
6	CLK <sub>EDID</sub>	EDID Clock Input
7	DATA <sub>EDID</sub>	EDID Data Input
8	RxIN0-	LVDS differential data input(R0-R5, G0)
9	RxIN0+	LVDS differential data input(R0-R5, G0)
10	GND	Ground
11	RxIN1-	LVDS differential data input(G1-G5, B0-B1)
12	RxIN1+	LVDS differential data input(G1-G5, B0-B1)
13	GND	Ground
14	RxIN2-	LVDS differential data input(B2-B5, HS, VS, DE)
15	RxIN2+	LVDS differential data input(B2-B5, HS, VS, DE)
16	GND	Ground
17	RxCLKIN-	LVDS differential clock input
18	RxCLKIN+	LVDS differential clock input
19	GND	Ground
20	NC	No Connection (Reserve for AUO test)

18 of 36



PIN#	Signal Name	Description
21	NC	No Connection (Reserve for AUO test)
22	GND	Ground
23	NC	No Connection (Reserve for AUO test)
24	NC	No Connection (Reserve for AUO test)
25	GND	Ground
26	NC	No Connection (Reserve for AUO test)
27	NC	No Connection (Reserve for AUO test)
28	GND	Ground
29	NC	No Connection (Reserve for AUO test)
30	NC	No Connection (Reserve for AUO test)
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	VLED	LED Power Supply 7V-20V
35	VLED	LED Power Supply 7V-20V
36	VLED	LED Power Supply 7V-20V
37	VLED	LED Power Supply 7V-20V
38	S_PWMIN	System PWM signal Input
39	LED_EN	LED enable pin (+3V input)
40	NC	NC


Note1: Start from right side





Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of LVDS inputs are as following.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input





## **6.4 Interface Timing**

## **6.4.1 Timing Characteristics**


Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock fr	equency	1/ T <sub>Clock</sub>	-	71.1	-	MHz
	Period	T <sub>V</sub>	803	816	1023	
Vertical	Active	T <sub>VD</sub>	800	800	800	$T_Line$
Section	Blanking	<b>T</b> <sub>VB</sub>	3	16	223	
	Period	T <sub>H</sub>	1303	1408	2047	
Horizontal	Active	T <sub>HD</sub>	1280	1280	1280	$T_{Clock}$
Section	Blanking	<b>T</b> <sub>HB</sub>	23	118	767	

Note: DE mode only




### 6.4.2 Timing diagram



AU OPTRONICS CORPORATION

### 6.5 Power ON/OFF Sequence


VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



### Power Sequence Timing

Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	0	-	50	(ms)
T3	0	-	50	(ms)
T4	400	-	-	(ms)
T5	200	-		(ms)
T6	200	-		(ms)
T7	0	-	10	(ms)

LED on/off sequence is as follows. Interface signals are also shown in the chart.



### **Power Sequence Timing**

Symbol	Min	Тур	Max	Unit
T1	10			ms
T2	10			ms
Т3	50			ms
T4	0			ms
T5	10			ms

Note: The duty of LED dimming signal should be more than 20% in T2 and T3.



# 7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

### 7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20347-340E-12 or compatible
Mating Housing/Part Number	IPEX 20345 series or compatible



# 8. LED Driving Specification

## **8.1 Connector Description**

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

### 8.2 Pin Assignment

Ref. to 6.3

### 9. Vibration and Shock Test

### 9.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G, Half sine pulse Frequency: 10 - 500Hz Sine wave

Sweep: 30 Minutes each Axis (X, Y, Z)

## 9.2 Shock Test Spec:

**Test Spec:** 

Test method: Non-Operation

Acceleration: 240 G, Half sine pulse

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



# 10. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 300h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

### 11. Mechanical Characteristics


### 11.1 LCM Outline Dimension



B141EW05 V1 Document Version: 1.1



### AU OPTRONICS CORPORATION



B141EW05 V1 Document Version: 1.1




## 11.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.1 mm (See drawing)

Screw hole center location, from front surface =  $3.1 \pm 0.2$ mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm





## 12. Shipping and Package


# 12.1 Shipping Label Format






## 12.2 Carton package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



# 11.3 Shipping package of palletizing sequence





13. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01	House	FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	1
07		00	0000000	0	
08	EISA Manuf. Code LSB	06	0000000	6	1
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	44	01000100	68	
0B	hex, LSB first	51	01010001	81	
0C	32-bit ser #	00	00000000	0	
0D	52-bit 56i #	00	0000000	0	
0E		00	0000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	00000001	1	
11	Year of manufacture	11	00010001	17	
12	EDID Structure Ver.	01	00010001	1	
13	EDID Structure Ver.	03	0000001	3	
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000001	128	
15	Max H image size (rounded to cm)	1E	00011110	30	
16	Max V image size (rounded to cm)	13		19	
17	Display Gamma (=(gamma*100)-100)	78	00010011	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10	
19	Red/green low bits (Lower 2:2:2:2 bits)	7F	01111111	127	
19 1A	Blue/white low bits (Lower 2:2:2:2 bits)	E5	11100101	229	
1B	Red x (Upper 8 bits)	93	10010011	147	
1C	Red y/ highER 8 bits	95 55	0101011	85	
1D					
	Green x	50	01010000	80	
1E 1F	Green y	8C 27	10001100	140	
	Blue x		00100111	39 34	
20 21	Blue y	50 50	00100010	80	
22	White x	54	01010000 01010100	84	
23	White y  Established timing 1	00	00000000		
24	Established timing 1  Established timing 2	00	0000000	0	
25					
26	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
28	Standard timing #0	01	00000001	1	
28	Standard timing #2	01	00000001	1	
29 2A	Standard timing #9				
	Standard timing #3	01	00000001	1	
2B 2C	Chandaud timing #4	01	00000001	1	
	Standard timing #4	01	00000001	1	
2D	Chandard timing #F	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	Chandaud timing #0	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	Standard timing #7	01	00000001	1	
20		UI	I 00000001	1	I
32 33	Standard tillling #7	01	00000001	1	



	Ad of Thornos do				
35		01	00000001	1	
36	Pixel Clock/10000 LSB	C7	11000111	199	
37	Pixel Clock/10000 USB	1B	00011011	27	
38	Horz active Lower 8bits	00	00000000	0	
39	Horz blanking Lower 8bits	A0	10100000	160	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	20	00100000	32	
3C	Vertical Blanking Lower 8bits	17	00010111	23	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	36	00110110	54	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size <b>Lower 8bits</b>	2F	00101111	47	
43	Vertical Image Size Lower 8bits	BD	10111101	189	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C	accompter in a	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	-
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E	3000.ptd. // .	00	00000000	0	
6F		FE	11111110	254	
<u></u>				207	1



70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	34	00110100	52	4
74	Manufacture P/N	31	00110001	49	1
75	Manufacture P/N	45	01000101	69	Е
76	Manufacture P/N	57	01010111	87	W
77	Manufacture P/N	30	00110000	48	0
78	Manufacture P/N	35	00110101	53	5
79	Manufacture P/N	20	00100000	32	
7 <b>A</b>	Manufacture P/N	56	01010110	86	V
7B	Manufacture P/N	31	00110001	49	1
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	97	10010111	151	
			SUM	6144	

SUM to HEX 1800