

A025DN01 V0 Product Spec	Version	1.6
	Page	1/61

Doc. version:	1.6
Total pages:	61
Date:	2007/10/15

Product Specification 2.5" COLOR TFT-LCD MODULE

MODEL NAME: A025DN01 V0

- < ◆ > Preliminary Specification
- > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2007 AU Optronics All Rights Reserved, Do Not Copy.



A025DN01 V0 Product Spec	Version	1.6
	Page	2/61

Record of Revision

Version	Revise Date	Page	Content
0.0	2006/01/15		First draft
		9,46	Reliability Item(Operation and StorageTemperature)
		11	Modify LED driving current (from 20mA to 25mA)
0.1	2007/01/29	44	Modify Brightness spec(typical value from 350 to 300nits)
		49	Modify internal LED driver circuit
0.2	2007/02/01	5	Panel surface treatment
		9	Modify absolute maximum ratings Symbol
0.3	2007/02/06	13~25	Modify input timing format mark
		10	Modify electrical characteristics table
0.4 2007/02/15		11	Backlight driving conditions
		29,42,43	Modify register default setting: R85 and R90.
		45	Modify Color Filter Arrangement
0.5	2007/03/15	10	Revise VDDIO voltage from 3.3v to 2.5v
		10	Update Electrical characteristics
0.6	2007/05/29	50,51	Modify application circuit
		45	Note.8 suggested current is 20mA (typ.300nits,min.250nits)
0.7	2007/05/31	48	Change barcode position
0.8	2007/06/14	11	Modify the LED current to 20mA, 20mA is enough to meet typical brightness.
0.9	2007/06/21	49	Modify the ineranl LED driving circuit to meet 20mA, 20mA is enough to meet typical brightness.(change R3 value to 30ohm)
1.0	2007/06/25	48	Change the color of line ink from 「white」to「black」.
1.1	2007/07/17	48	Change the barcode lable position

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V0 Product Spec	Version	1.6
	Page	3/61

			<u>'</u>
1.2	2007/07/25	10	Add VGL and VGL range for reference
		24	Update YUV 720 and YUV 640 timing table
1.3	2007/0730	33	Modify Register description R4
		54~60	Add LCD serial command setting during power on
1.4	2007/8/9	52~54	Update power on/off sequence
		7	Pin 18, operation range revised to 2.5~3.6v
1.5	2007/08/09	11	Update VCDC voltage range.
		50~51	Modify application circuit
1.6	2007/10/15	30,43	Modify Register description R23~26
	1	l .	



A025DN01 V0 Product Spec	Version	1.6
	Page	4/61

Contents

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	11
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.2 Electrical characteristics (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	12
3.4 Backlight driving conditions	12
4. Input timing AC characteristic	13
5. Input timing format	14
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	14
5.2 UPS052 timing	17
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)17
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)	17
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.3 CCIR656 Timing	21
5.3.1 CCIR656 decoding	21
5.3.2 CCIR656 NTSC	22
5.3.3 CCIR656 PAL	22
5.4 YUV 720 and YUV 640 timing	23
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	23
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	23
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	24
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	24
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	27
6. Serial control interface AC characteristic	28
6.1 Timing chart	28
6.2 The configuration of serial data at SDA terminal is at below	29
6.3 Register table	30
6.4 Register description	31
C. Optical specification (Note 1,Note 2, Note 3)	45
D. Reliability test items	47
E. Packing form	48
F. Outline dimension	49

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V0 Product Spec	Version	1.6
	Page	5/61

Application note	50
1. Application circuit	50
1.1 With internal LED driver circuit	50
1.2 With external LED driver circuit	51
2. Power on/off sequence	52
2.1 Power on (Standby Disabling)	52
3.2 Power off (Standby Enabling)	53
3. Recommended power on/off serial command settings	54
3.1 UPS051	55
3.2 UPS052 320 mode	56
3.3 UPS052 360 mode	57
3.4 CCIR656	58
3.5 YUV 720	59
3.6 YUV 640	60
4. Power generation circuit	61



A025DN01 V0 Product Spec	Version	1.6	
	Page	6/61	

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	49.92 x 37.44	
3	Screen size (inch)	2.457 (Diagonal)	
4	Dot pitch (um)	52 x 156	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	59.63 x 43.7 x 2.7	Note 1
7	Weight (g)	14.5	
8	Panel surface treatment	Hard coating	

Note 1: Refer to F. Outline Dimension



A025DN01 V0 Product Spec	Version	1.6
	Page	7/61

B. Electrical specifications

1. Pin assignment

Pin no	Symbol	I/O	I/O Structure	Description	Remark
1	VCOM	I	-	Panel common voltage	
2	CS	I	Type 4	Serial command enable	
3	SDA	I	Type 2	Serial command data input	
4	SCL	I	Type 3	Serial command clock input	
5	HSYNC	I	Type 1	Horizontal sync input	
6	VSYNC	I	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	ı	Type 1	Data input	
14	D1	ı	Type 1	Data input	
15	D0	ı	Type 1	Data input; LSB	
16	GND	Р	-	Ground for digital circuit	
17	VDD	Р	-	System power	3.0V~3.6V
18	VDDIO	Р	-	Power for digital interface	2.5V~3.6V
19	DVDD	С	-	Power setting capacitor connect pin	
20	V1	С	-	Power setting capacitor connect pin	
21	V2	С	-	Power setting capacitor connect pin	
22	V3	С	-	Power setting capacitor connect pin	
23	V4	С	-	Power setting capacitor connect pin	
24	VDD2	С	-	Power setting capacitor connect pin	
25	V5	С	-	Power setting capacitor connect pin	
26	V6	С	-	Power setting capacitor connect pin	
27	VDD3	С	-	Power setting capacitor connect pin	
28	VDD5	С	-	Power setting capacitor connect pin	
29	V7	С	-	Power setting capacitor connect pin	
30	V8	С	-	Power setting capacitor connect pin	
31	VGH	С	-	Power setting capacitor connect pin	
32	VGL	С	-	Power setting capacitor connect pin	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025DN01 V0 Product Spec	Version	1.6
	Page	8/61

33	AGND	Р	-	Ground for analog circuit
34	FRP	0	Type 5	Frame polarity output for VCOM
35	COMDC	0	Type 6	VCOM DC voltage output pin
36	VCAC	O	-	Power setting capacitor for VCOM AC
37	DRV	0	Type 7	VLED boost transistor driving signal
38	VLED	Р	-	LED power anode
39	FB	Р	Type 8	LED power cathode
40	VCOM	ı	-	Panel common voltage

I: Input, O: Output, C: Capacitor, P: Power, D: Dummy

Note: Definition of scanning direction, Refer to figure as below:






A025DN01 V0 Product Spec	Version	1.6
	Page	9/61

I/O Pin Structure:

Pull high/low resistor is **700k** Ω ,

GND

GND





A025DN01 V0 Product Spec	Version	1.6
	Page	10/61

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
Digital Interface Supply Voltage	VDDIO	GND=0	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	٧	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
Charge Pump	V2	AGND=GND=0V	-0.3	8	V	
Voltage	V3	AGND=GND=0V	-0.3	8	V	
vollage	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70		Ambient temperature
Operating Temperature	Тора	-	0	60		Ambient temperature



A025DN01 V0 Product Spec	Version	1.6
	Page	11/61

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Iter	n	Symbol	Min.	Тур.	Max.	Unit	Remark
		VDD	3.0	3.3	3.6	V	Note 1
Power s	supply	VDDIO	2.5	3.3	3.6	V	Note 2
Input	H Level	V_{IH}	0.7* VDDIO	-	VDDIO	V	
Signal	L Level	V_{IL}	GND	-	0.3* VDDIO	V	

Note 1: A build-in power on reset circuit for VDD and VDDIO is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDDIO power on through serial control. Please refer to the register STB setting for detail.

Note 2: The power supply of digital interface, VDDIO, is for the 1.8V digital interface requirement in the future. These digital signals are DCLK, HSYNC, VSYNC, D7~D0, CS, SDA and SCL. If the digital interface level is 3.3V, please short the power pin VDD and VDDIO to 3.3V. In other words, no matter the voltage level of VDDIO is 1.8V or 3.3V, the voltage level of VDD needs to be kept 3.3V.

3.2 Electrical characteristics (GND=AGND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I _{DD}	V 22V		8.2	10	mA	Note 1
for V _{DD}	I _{DD(STANDBY)}	$V_{DD}=3.3V$		0.08	0.15		Note 1
Input Current for V _{DDIO}	I _{DDIO}	V _{DDIO} =3.3V		200		uA	Note 1
IOI A DDIO	I _{DDIO(STANDBY)}	V DDIO-0.0 V		50		uА	Note 1
DC-DC voltage	V_{GH}	$V_{DD}=3.3V$	14.5	15	15.5	٧	Note 2
DC-DC voltage	V_{GL}	$V_{DD}=3.3V$	-10.5	-10	-9.5	٧	Note 2
VCOM voltago	$V_{\sf CAC}$	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
VCOM voltage	V _{CDC}	-	-0.3	-0.15	0	V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.



A025DN01 V0 Product Spec	Version	1.6
	Page	12/61

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Pin name	Recommended value	Withstanding
Pili lialile	of capacitors (μF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.4 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current			20		mA	
LED voltage	V_{L}		9.6	10.5	V	3pcs LED
LED Life Time	L	10000			Hr	
Feedback voltage	V_{FB}	-	0.6	-	V	

Note 1 : Ta. = 25° C, I_L = 20mA





A025DN01 V0 Product Spec	Version	1.6	
	Page	13/61	

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, VDDIO=2.5V~VDD, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6H		







A025DN01 V0 Product Spec	Version	1.6
	Page	14/61

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Frequency		1/t _{DCLK}	13.5	27	27.19	MHz		
	Period		t _H	1024	1716	1728	t _{DCLK}	
HSYNC	Display period		t _{hd}		960		t _{DCLK}	
	Back porch		t _{hbp}	50	70	255	t _{DCLK}	Note 1
	Front porch		t _{hfp}	14	686	718	t _{DCLK}	
	Pulse width	Pulse width		1	1	t _{hbp} - 1	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450.5	t _H	
		Even				430.3		
	Display period	Odd	+		040			
		Even	t _{vd}		240	t _H		
	Book norch	Odd		1	21	31		Mata 0
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	Note 2
	Fuent nevel	Odd		1.5	1.5	179.5		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	De de escribile	Odd		4.1	4.1	0.1		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	


Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



A025DN01 V0 Product Spec	Version	1.6
	Page	15/61

Invalid data ${\rm t_{hfp}}$ Fig.1 UPS051 Input Horizontal Timing Chart $t_H = t_{hbp} + t_{hd} + t_{hfp}$ \mathbf{t}_{hd} ${f t}_{
m hbp}$ Invalid data $\mathsf{t}_{\mathrm{hsw}}$ HSYNC DCLK Data



UPS051 Input Horizontal Data Sequence

Note: Data sequence is base on color filter arrangement.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V0 Product Spec	Version	1.6
	Page	16/61




Fig.3 UPS051 Input Vertical Timing Chart



A025DN01 V0 Product Spec	Version	1.6
	Page	17/61

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency		1/t _{DCLK}	20.54	24.535	30	MHz		
	Period		t _H	1306	1560	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	39	372	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Eve	t _V	242.5	262.5	450.5	t _H	
	Display period	Odd Eve	t _{vdisp}	-	240	-	t _H	
	Pook porch	Odd		1	21	31	+	
VSYNC	Back porch	Eve	t _{vbp}	1.5	21.5	31.5	t _H	
	Front porch	Odd	+	1.5	1.5	179.5	+	
	Front porch	Eve	t _{vfp}	1	1	179	t _H	
	Pulse width	Odd Eve	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame	•		485	525	901	t _H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Frequency		1/t _{DCLK}	20.4	24.375	30	MHz		
	Period		t _H	1306	1560	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	39	385	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Eve	t _{vdisp}	-	288	-	t _H	
	Back porch Odd		+.	3	23	34	t _H	
VSYNC	Back porch	Eve	t _{vbp}	3.5	23.5	34.5	Ч	
	Front porch	Odd	+.	1.5	1.5	128.5	t _H	
	Tront porch	Eve	t _{vfp}	1	1	128	чн	
	Pulse width	Odd Eve	- t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			585	625	901	t _H	



A025DN01 V0 Product Spec	Version	1.6
	Page	18/61

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1716	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	35	212	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Even	t _V	242.5	262.5	450.5	t _H	
	Display period	Odd Even	t _{vdisp}	-	240	-	t _H	
	Back porch Odd Even	Odd		1	21	31		
VSYNC		Even	t _{vbp}	1.5	21.5	31.5	t _H	
	E	Odd		1.5	1.5	179.5		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	5	Odd		,	4			
	Pulse width	Even	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame	•		485	525	901	t _H	


5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	DCLK Frequency			23	27	30	MHz	
	Period		1/t _{DCLK}	1466	1728	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	241	255	t _{DCLK}	
	Front porch		t _{hfp}	25	47	225	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	- t _V	292.5	010.5	450.5	t _H	
		Even			312.5			
	Display period	Odd	t _{vdisp}	-	288	-	t _H	
		Even			200			
		Odd		3	23	34		
VSYNC	Back porch E	Even	t_{vbp}	3.5	23.5	34.5	t _H	
		Odd		1.5	1.5	128.5		
	Front porch	Even	t _{vfp}	1	1	128	t _H	
		Odd			_			
	Pulse width	Even	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			585	625	901	t _H	



A025DN01 V0 Product Spec	Version	1.6
	Page	19/61

Fig.4 UPS052 Input Horizontal Timing Chart





A025DN01 V0 Product Spec	Version	1.6
	Page	20/61

tvfp Valid Data V display ţ 1 field (EVEN) V blanking **t**vbp 1 frame **t**vfp Valid Data V display ţ 1 field (ODD) V blanking VSYNC -HSYNC DATA

Fig.5 UPS052 Input Vertical Timing Chart

t vs



A025DN01 V0 Product Spec	Version	1.6
	Page	21/61

5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

- FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field
- <XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \square H P2=F \square H P1=F \square V P0=F \square V \square H \square$: represents the exclusive-OR function


- Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	Н	P3	P2	P1	P0



A025DN01 V0 Product Spec	Version	1.6
	Page	22/61


5.3.2 CCIR656 NTSC



Line	_	F V		Н
Number	Г	V	(EAV)	(SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	F H	
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line	_	\/	Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A025DN01 V0 Product Spec	Version	1.6
	Page	23/61

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Frequency		1/t _{DCLK}	23	27	30	MHz		
	Period		t _H	1475	1716	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	34	36	212	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd	t _V	-	000 F	-	t _H	
		Even			262.5			
	Display period -	Odd	t _{vdisp}	-	240	-	t _H	
		Even						
	Back porch Odd Even	+	-	21	-			
VSYNC		Even	t _{vbp}	-	21.5	-	t _H	
		Odd		-	1.5	-		
	Front porch	Even	t_{vfp}	-	1	-	t _H	
	Pulse width Odd Even	Odd			_	-	t _{DCLK}	
		Even	t _{vsw}	-	1			
	1 frame	•		-	525	-	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

Parameter			Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	23	27	30	MHz	
Period			t _H	1475	1728	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	34	48	225	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Even	t _V	-	312.5	-	t _H	
	Display period Odd Even		t _{vdisp}	-	288	-	t _H	
		Odd		-	24	-		
VSYNC	Back porch	Even	t _{vbp}	-	24.5	-	t _H	
	Fuentaensk	Odd	+	-	0.5	-		
	Front porch	Even	t _{vfp}	-	0	-	t _H	
	Dodo o oddila	Odd			1			
	Pulse width	Even	t _{vsw}	1	'	-	t _{DCLK}	
	1 frame			-	625	-	t _H	



A025DN01 V0 Product Spec	Version	1.6		
	Page	24/61		

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Frequency			1/t _{DCLK}	20.65	24.535	30	MHz	
Period			t _H	1313	1560	1907	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}	
	Front porch		t _{hfp}	32	40	372	t _{DCLK}	
	Pulse width	Pulse width			1	-	t _{DCLK}	
	Daviad	Odd	+		262.5			
	Period	Even	t _V	-	202.5	-	t _H	
	Display period	Odd	1	-	040		t _H	
		Even	t _{vdisp}		240	-		
	Daal, manah	Odd	+	-	21	-		
VSYNC	Back porch	Even	t _{vbp}	-	21.5	-	t _H	
		Odd		-	1.5	-		
	Front porch	Even	t _{vfp}	-	1	-	t _H	
	B 1 1111	Odd						
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame	1 frame			525	-	t _H	


5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Fred	CLK Frequency		1/t _{DCLK}	20.5	24.375	30	MHz		
Period		t _H	1313	1560	1920	t _{DCLK}			
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}		
HSYNC	Back porch		t _{hbp}	1	240	255	t _{DCLK}		
	Front porch		t _{hfp}	32	40	385	t _{DCLK}		
	Pulse width		t _{hsw}	-	1	1	t _{DCLK}		
	Period	Odd	t _V	-	312.5	-	t _H		
	1 01100	Even							
	Display period	Odd	t _{vdisp}	-	288	_	t		
	Display period	Even	vdisp		200	_	t _H		
	Back porch	Odd	+.	-	24	-	+		
VSYNC	васк рогоп	Even	t _{vbp}	-	24.5	-	t _H		
	Fuent nevel	Odd	+	-	0.5	-			
	Front porch	Even	t_{vfp}	-	0	-	t _H		
	D. Lean Callie	Odd	+		4				
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}		
	1 frame			-	625	-	t _H		



A025DN01 V0 Product Spec	Version	1.6
	Page	25/61

Fig.7 YUV720 Input Horizontal Timing Chart





A025DN01 V0 Product Spec	Version	1.6		
	Page	26/61		

t vfp Valid Data V display ţ 1 field (EVEN) V blanking **t**vbp 1 frame **t**vfp Valid Data V display ţ 1 field (ODD) V blanking **t** vs VSYNC -HSYNC DATA

Fig.9 YUV Input Vertical Timing Chart



A025DN01 V0 Product Spec	Version	1.6
	Page	27/61

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$


 $G_{n=1.164}^{*}[(Y_{2n-1}+Y_{2n})/2-16] - 0.813^{*}(C_{rn}-128) - 0.392^{*}(C_{bn}-128)$

 $B_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*C_{bn}$




A025DN01 V0 Product Spec	Version	1.6		
	Page	28/61		

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	50	-	-	ns
Serial data input setup Time	t _{S1}	50	-		ns
CS input hold Time	t _{H0}	50	-	-	ns
Serial data input hold Time	t _{H1}	50	-	-	ns
SCL pulse low width	t _{W1L}	50	-	-	ns
SCL pulse high width	t _{W1H}	50	-	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025DN01 V0 Product Spec	Version	1.6		
	Page	29/61		

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W	Address					DATA								

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





A025DN01 V0 Product Spec	Version	1.6		
	Page	30/61		

6.3 Register table

	Register table Register address MSB Register data (default setting) LSB																
Na		Re	gis	ter a	add	lres	S		MSB		Reg	ister data	(defau	It setting)		LSB	
No.	A 6	R/W	A 5	Α4	А3	A 2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	_				VCOM_AC (011)			
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0				COM_DC (21h)			
R3	0	0	0	0	0	0	1	1				Bright (40					
R4	0	0	0	0	0	1	0	0	Narrow (0)						HDIR (1)		
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	F	PFM_DUT (011)	Υ	SHDB2 (1)	SHDB1 (1)	STB (0)	
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)								
R7	0	0	0	0	0	1	1	1		HBLK(46h)							
R8	0	0	0	0	1	0	0	0	BL_C (00					0			
R12	0	0	0	0	1	1	0	0		PAIR (00) x CbCr x Vdpol Hdpol DCLKp (1) (1) (0)					DCLKpol (0)		
R13	0	0	0	0	1	1	0	1		CONTRAST_B (40h)							
R14	0	0	0	0	1	1	0	1	Х			SUB	-CONTI (40h	RAST_R)			
R15	0	0	0	0	1	1	1	1	Х			SUB-I	BRIGHT (40h	NESS_R			
R16	0	0	0	1	0	0	0	0	Х			SUB	-CONTI (40h	RAST_B)			
R17	0	0	0	1	0	0	0	1	х			SUB-I	BRIGHT (40h	NESS_B			
R21	0	0	0	1	0	1	0	1	L	ED_ON_C` (0111)	YCLE			LED_ON (111			
R22	0	0	0	1	0	1	1	0	Х	X	х	х	Х	GAMMA2.2 (1)	x	х	
R23	0	0	0	1	0	1	1	1	Х	х	GMA_	_V16(01)	Х	Х	GMA_	_V8(01)	
R24	0	0	0	1	1	0	0	0	Х	х	GMA_	_V50(10)	Х	Х	GMA_	V32(10)	
R25	0	0	0	1	1	0	0	1	Х	x GMA_V96(10) x x GMA_V72(1			V72(10)				
R26	0	0	0	1	1	0	1	0	Х	x GMA_V120(10) x x GMA_V110(V110(10)				
R85	1	0	0	1	0	1	0	1	0	INV_SEL (0)	0	0	Х	х	Х	0	
R90		0	0	1	1	0	1	0	Х	Х	х	х	Х	х	REV_G (1)	х	

Note: 1. "x" => please set to '0'.



A025DN01 V0 Product Spec	Version	1.6
	Page	31/61


6.4 Register description

R0:

No.	Register address					res	s		MSB Register data							LSB
NO.	A6	R/W	A 5	Α4	A 3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	Х	VCAC(0)	VC	OM_AC	(011)

VCOM_AC: Common voltage AC level selection (deviation ±0.1V)

•	VCOM AC		VCAC	Vallana (V)			
D2	D1	D0	D3	Voltage (V)			
0	0	0	0	3.6			
0	0	0	1	3.7			
0	0	1	0	3.8			
0	0	1	1	3.9			
0	1	0	0	4.0			
0	1	0	1	4.1			
0	1	1	0	4.2(Default)			
0	1	1	1	4.3			
1	0	0	0	4.4			
1	0	0	1	4.5			
1	0	1	0	4.6			
1	0	1	1	4.7			
1	1	Χ	Χ	4.8			



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'				
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3				
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2				




A025DN01 V0 Product Spec	Version	1.6
	Page	32/61

R1:

No	Register address								MSB		Register data LSB					LSB
NO	A6	R/W	A 5	A 4	A 3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	Х			VCOM_	DC (21h)		

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.24
:	:
21h(Default)	0.90(Default)
:	:
3Fh	1.5



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.		Register address							MSB		Register data						
140.	A6	R/W	A 5	Α4	А3	A 2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R3	0	0	0	0	0	0	1	1				Brightn	ess (40h)				

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain						
00h	Dark (-64)						
40h(Default)	Center (0) (Default)						
FFh	Bright (+191)						



A025DN01 V0 Product Spec	Version	1.6
	Page	33/61

R4:

No.	Register address						s		MSB Register data							LSB
NO.	A 6	R/W	A 5	Α4	А3	A 2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/F	PAL(10)	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function						
0	Right to left scan						
1	Left to right scan (Default)						

VDIR: Vertical scan direction setting

VDIR	Function
0	Down to up scan
1	Up to down scan (Default)

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	/PAL	Mode
D3	D2	Wide
0	0	PAL
0	1	NTSC
1	Χ	Auto detection (Default)

SEL: Input data timing format selection

CCIR601	YUV	SI	EL	INPUT TIMING FORMAT
CCINOUI	100	D5	D4	INFOT TIMING FORMAL
0	0	0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	Х	UPS052 360 × 240
0	1	1	0	CCIR656
1	1	0	Х	YUV 640(*)
1	1	1	0	YUV 720(*)

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A025DN01 V0 Product Spec	Version	1.6
	Page	34/61

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to ASIC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function
0	Normal display (Default)
1	Narrow Display



Narrow=0



Narrow=1



A025DN01 V0 Product Spec	Version	1.6
	Page	35/61

R5:

No	Register address					lres	s		MSB Register data							LSB
		R/W	A 5	Α4	А3	A2	A 1	A 0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function
0	Standby mode (Default)
1	Normal operation

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function	
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A025DN01 V0 Product Spec	Version	1.6
	Page	36/61

R6

No	Register address			Register address MSB Register data						LSB						
NO	A6	R/W	A 5	A 4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	BLK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	
16h	22(Default)	H (line)
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A025DN01 V0 Product Spec	Version	1.6
	Page	37/61


R6 & R7:

No							s		MSB Register data								
140	A 6	R/W	A 5	Α4	A3	A2	A 1	Α0	D7	D4	D3	D2	D1	D0			
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	HBLK_EN(0) LED_Current(00) VBLK(15h)							
R7	0	0	0	0	0	1	1	1	HBLK(46h)								

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark			
Х	32h	50		UPS051			
Х	46h	70(Default)	DCLK(*)	DCLK(*)			
Х	FFh	255					
Х	х	241(fixed)	DCLK(*)	UPS052			
0	xxh	240(fixed)	DCLK(*)	YUV640, YUV720			
1	00h ~ FFh	0 ~ 255	DCLK(*)	100040, 100720			

^{*}The frequency of DCLK is different under different input timing.



R8:

No.	Register address								MSB Register data							
NO.	A6	R/W	A 5	A 4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DR\	Х	Х	Х	х	х	Х	

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A025DN01 V0 Product Spec	Version	1.6
	Page	38/61

R12:

No.									MSB			LSB				
NO.	A6	R/W	A5	A 4	А3	A2	A 1	A 0	D7	D7 D6 D5 D4 D3 D2 D1						
R12	0	0	0	0	1	1	0	0	PAIR(00)		Х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function
0	Positive polarity (Default)
1	Negative polarity

HDpol: HSYNC polarity selection

HDpol	Function
0	Positive polarity
1	Negative polarity (Default)

VDpol: VSYNC polarity selection

VDpol	Function
0	Positive polarity
1	Negative polarity (Default)





A025DN01 V0 Product Spec	Version	1.6
	Page	39/61

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PA	IR .	VBLK							
D7	D6	ODD/EVEN	Unit						
х	0	21/21(Default)	∐ (lino)						
х	1	21/20	H (line)						

CCIR656/YUV640/YUV720 NTSC/PAL (**)


PA	IR	VBLK							
D7	D6	ODD/EVEN							
0	0	22/22							
0	1	22/23	H (line)						
1	0	23/22	n (iiiie)						
1	1	23/23							

^(*) The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.



A025DN01 V0 Product Spec	Version	1.6
	Page	40/61

R13:

No.		Re	gis	ter a	add	lres	s		MSB Register data								
NO.	A 6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R13	0	0	0	0	1	1	0	1	CONTRAST_B(40h)								

CONTRAST_B: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.		Re	gis	ter	add	lres	s		MSB Register data								
NO.	A 6	R/W	Α5	Α4	А3	A2	Α1	Α0	D7	D6 D5 D4 D3 D2 D1							
R14	0	0	0	0	1	1	0	1	х	SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Χ	SUB-CONTRAST_B(40h)							

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.									MSB	Register data								
NO.	A 6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6 D5 D4 D3 D2 D1						D0		
R15	0	0	0	0	1	1	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	1	0	0	0	1	Х	SUB-BRIGHTNESS_B(40h)								

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A025DN01 V0 Product Spec	Version	1.6
	Page	41/61

R21:

No.									MSB Register data							LSB
	A 6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R21	0	0	0	1	0	1	0	1	LE	D_ON_C	YCLE (01	11)	LE	D_ON_R	ATIO (111	1)

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	I_RAT	Ю	Value
D3	D2	D1	D0	value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value
D7	D6	D5	D4	value
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



A025DN01 V0 Product Spec	Version	1.6
	Page	42/61



 $16* \texttt{LED_ON_CYCLE} = \texttt{LED_ON_CYCLE} * (\texttt{LED_ON_RATIO} * 16 \) + \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_RATIO} * 16) \\$

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128 (HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8*(16-(10/16)*16) = 48(HSYNC) \Rightarrow 62.5% on

R22:

No.	Register address						s		MSB	MSB Register data							
NO.	A6	R/W	A 5	A 4	А3	A2	A 1	A0	D7	D6 D5 D4 D3 D2 D1							
R22	0	0	0	1	0	1	1	0	Х	Х	Х	Х	Х	GAMMA2.2(1)	х	Х	

GAMMA2.2: Select auto or manual gamma setting

GAMMA2.2	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to gamma2.2 (Default).




A025DN01 V0 Product Spec	Version	1.6
	Page	43/61

R23 ~ R26:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data							
NO.	A 6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R23	0	0	0	1	0	1	1	1	Х	Х	GMA_V	/16 (01)	Х	Х	GMA_\	/8 (01)	
R24	0	0	0	1	1	0	0	0	Х	Х	GMA_V	/50 (10)	Х	Х	GMA_V	'32 (10)	
R25	0	0	0	1	1	0	0	1	Х	Х	GMA_V96 (10)		Х	Х	GMA_V	72 (10)	
R26	0	0	0	1	1	0	1	0	Х	Х	GMA_V	120 (10)	Х	Х	GMA_V	110 (10)	

8 adjustable points



R85:

No.	Register address								MSB	MSB Register data							
NO.	A 6	R/W	Α5	A 4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R85	1	0	0	1	0	1	0	1	0	INV_SEL (0)	0	0	Х	Х	Х	0	

INV_SEL: Inversion selection

INV_SEL	Description
0	Line inversion (Default).
1	Column inversion



A025DN01 V0 Product Spec	Version	1.6
	Page	44/61

R90:

No.		Register address							MSB	MSB Register data							
140.	A 6	R/W	A 5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R90	1	0	0	1	1	0	1	0	Х	х	Х	Х	Х	Х	REV_G (1)	х	

REV_G: Reversion gate output sequence of driver IC

REV_G	Description
0	Gate output sequence:
	Odd frame: G1→G2→G3→G4, even frame: G1→G2→G3→G4
1	Gate output sequence: (Default).
	4N+1 frame / 4N+2 frame: G1→G2→G3→G4,
	4N+3 frame / 4N+4 frame: G2→G1→G4→G3 (N=0,1,2,3,).




A025DN01 V0 Product Spec	Version	1.6
	Page	45/61

C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	θ =0°	-	15	25	ms	Note 4
Fall	Tf		-	20	30	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle							
Тор			60	70	-		
Bottom		CR≧10	60	70	-	deg.	Note 7
Left			60	70	-		
Right			60	70	-		
Brightness *	Y _L	<i>θ</i> =0°	250	300	-	cd/m²	Note 8
White obromaticity	х	<i>θ</i> =0°	(0.26)	(0.31)	(0.36)		
White chromaticity	у	θ =0°	(0.28)	(0.33)	(0.38)		

- Note 1. Ambient temperature = 25° C.
- Note 2. To be measured in the dark room.
- Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.
- Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



A025DN01 V0 Product Spec	Version	1.6
	Page	46/61

Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrast ratio (CR)= -Photo detector output when LCD is at "Black" state

Note 6. White $Vi=V_{i50} \mp 1.5V$ Black Vi=V_{i50} ± 2.0V


"±" Means that the analog input signal swings in phase with COM signal.

" \mp " Means that the analog input signal swings out of phase with COM signal.

 $V_{\rm i50}$: The analog input voltage when transmission is 50% The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


Note 7. Definition of viewing angle:

Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened with LED driving current = 20mA.

Note 9. Color Filter Arrangement





A025DN01 V0 Product Spec	Version	1.6
	Page	47/61

D. Reliability test items


No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70℃ 240Hrs	
2	Low temperature storage	Ta= 0°C 240Hrs	
3	High temperature operation	Ta= 60°C 240Hrs	
4	Low temperature operation	Ta= 0°C 240Hrs	
5	High temperature and high humidity	Ta= 60℃. 90% RH 240Hrs	Operation
6	Heat shock	0°C∼60°C/50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	\pm 200V,200pF(0 Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	
12	Glass Strength	Ref to next page	

Note: Ta: Ambient temperature.



A025DN01 V0 Product Spec	Version	1.6
	Page	48/61


E. Packing form





A025DN01 V0 Product Spec	Version	1.6
	Page	49/61

F. Outline dimension






A025DN01 V0 Product Spec	Version	1.6
	Page	50/61

G. Application note

1. Application circuit

1.1 With internal LED driver circuit



Note1: Use internal LED driver must set R5[1](SHDB1)= "1".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM_DC function.


Note3: R4 resistor:

Depending on flick patterns in customer' site, customer can choose a best value to minimize flick issue. AUO recommends values from 60K to 68K.



A025DN01 V0 Product Spec	Version	1.6
	Page	51/61

1.2 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= "0".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM_DC function.

Note3: R2 resistor:

Depending on flick patterns in customer' site, customer can choose a best value to minimize flick issue. AUO recommends values from 60K to 68K.




A025DN01 V0 Product Spec	Version	1.6
	Page	52/61

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD/VDDIO power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD/VDDIO power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.




Power on sequence



A025DN01 V0 Product Spec	Version	1.6
	Page	53/61

3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.





A025DN01 V0 Product Spec	Version	1.6
	Page	54/61

3. Recommended power on/off serial command settings

Since the LCD driver default is in standby mode, so setting register R5: STB to '1' to disable standby mode is required for normal operation. The standby mode disabling method must follow Fig.12 sequence during power on. Furthermore, the three times other register setting must be same.




Fig. 12 LCD serial command setting during power on

Note 1: GRB must to be set in first register setting process. Please reference next section.


Note 2: 1st and 2nd other register setting can be optional, but the 3rd other register setting must be set.


Note 3: Under different input timing, the register R0 and R4 are required setting. Please reference next section.



A025DN01 V0 Product Spec	Version	1.6
	Page	55/61

3.1 UPS051









A025DN01 V0 Product Spec	Version	1.6
	Page	56/61

3.2 UPS052 320 mode









A025DN01 V0 Product Spec	Version	1.6
	Page	57/61

3.3 UPS052 360 mode









A025DN01 V0 Product Spec	Version	1.6
	Page	58/61

3.4 CCIR656









A025DN01 V0 Product Spec	Version	1.6
	Page	59/61

3.5 YUV 720









A025DN01 V0 Product Spec	Version	1.6
	Page	60/61

3.6 YUV 640







A025DN01 V0 Product Spec	Version	1.6
	Page	61/61

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:

