

AU OPTRONICS CORPORATION

(V) Preliminary Specifications() Final Specifications

| Module 13.3"(13.25") HD 16:9 Color TFT-LCD with LED Backlight design | |
|--|---|
| Model Name | B133XTN01.7 (H/W:0A) |
| Note (<table-cell-rows></table-cell-rows> | LED Backlight with driving circuit design |

| Customer | Date | | | |
|---|------|--|--|--|
| Checked & Approved by | Date | | | |
| Note: This Specification is subject to change without notice. | | | | |

| Approved by | Date | | | |
|--------------------------|-------------------|--|--|--|
| <u>Wen Hwa</u> | <u>2016/05/16</u> | | | |
| Prepared by | Date | | | |
| <u>Yachi Chen</u> | <u>2016/05/16</u> | | | |
| AU Optronics corporation | | | | |



AU OPTRONICS CORPORATION

Contents

| 1. Handling Precautions | |
|--|----|
| 2. General Description | 5 |
| 2.1 General Specification | |
| 2.2 Optical Characteristics | 7 |
| 3. Functional Block Diagram | 12 |
| 4. Absolute Maximum Ratings | 13 |
| 4.1 Absolute Ratings of TFT LCD Module | 13 |
| 4.2 Absolute Ratings of Environment | 13 |
| 5. Electrical Characteristics | 14 |
| 5.1 TFT LCD Module | 14 |
| 5.2 Backlight Unit | 17 |
| 6. Signal Interface Characteristic | 18 |
| 6.1 Pixel Format Image | 18 |
| 6.2 Integration Interface Requirement | 19 |
| 6.3 Interface Timing | 22 |
| 6.4 Power ON/OFF Sequence | 23 |
| 7. Panel Reliability Test | 26 |
| 7.1 Vibration Test | 26 |
| 7.2 Shock Test | 26 |
| 7.3 Reliability Test | 26 |
| 8. Mechanical Characteristics | 27 |
| 8.1 LCM Outline Dimension | 27 |
| 9. Shipping and Package | 29 |
| 9.1 Shipping Label Format | 29 |
| 9.2 Carton Package | 29 |
| 9.3 Shipping Package of Palletizing Sequence | 30 |
| 10. Appendix: FDID Description | |



AU OPTRONICS CORPORATION

Record of Revision

| Ver | sion and Date | Page | Old description | New Description | Remark |
|-----|---------------|-----------|-----------------------------|-----------------|-------------|
| 0.1 | 2015/10/08 | All | First Edition for Customer | | |
| 0.2 | 2015/10/21 | 26, 27 | LCD Outline update | | |
| | | 28 | Shipping Label :X00 | | > |
| 0.3 | 2015/11/02 | 6 | General Touch Specification | | |
| 0.4 | 2015/12/31 | 12 | Functional Block Diagram | | |
| | | 20 | PIN 1: DCR Enable | | |
| | | 28 | Shipping Label :X10 | | |
| | | 31 | EDID change Label | | |
| 0.5 | 2016/01/04 | 28 | LCD Outline Note.2 | | |
| 0.6 | 2016/01/26 | 7 | Chromaticity Coodinates | | |
| | | 28 | Shipping Label :X20 | | |
| | | 31 | EDID change Label | | |
| 1.0 | 2016/02/23 | 7 | TP F/W version | | |
| | | 7 | BM ink | | |
| | | 28 | Shipping Label :A00 | | |
| | | 31 | EDID change Label | | |



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

B133XTN01.7 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B133XTN01.7 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

| Items | Unit | Specifications | | | | | |
|---|----------------------|--|-----------------|-----------|-----------|--|--|
| Screen Diagonal | [mm] | 336.6 | | | | | |
| Active Area | [mm] | 293.42 x 1 | 293.42 x 164.97 | | | | |
| Pixels H x V | | 1366x3(RG | BB) x 768 | 3 | | | |
| Pixel Pitch | [mm] | 0.2148x0.2 | 2148 | | | | |
| Pixel Format | | R.G.B. Ver | tical islar | nd | | | |
| Display Mode | | Normally V | /hite | | | | |
| White Luminance (ILED=22mA) (Note: ILED is LED current) | [cd/m ²] | 220 typ. (5 187 min. (5 | | | | | |
| Luminance Uniformity | | 1.25 max. | (5 points) |) | | | |
| Contrast Ratio | | 600 typ | | | | | |
| Response Time | [ms] | 8 typ / 16 N | Лах | | | | |
| Nominal Input Voltage VDD | [Volt] | +3.3 typ. | | | | | |
| Power Consumption | [Watt] | 2.8 max (Ir | nclude Lo | gic and B | LU power) | | |
| Weight | [Grams] | 270 g max | (Panel C | Only)g | | | |
| | | | Min. | Тур. | Max. | | |
| Physical Cita | [mm] | Length | 305.8 | 306.30 | 306.8 | | |
| Physical Size | [mm] | Width | 188.2 | 188.70 | 189.2 | | |
| | | Thickness - 3.0 (Panel Side) 3.2 (PCBA Side) | | | | | |
| Electrical Interface | | 1 Lane eDP 1.2 | | | | | |
| Glass Thickness | [mm] | 0.4 | | | | | |
| Surface Treatment | | Glare | | | | | |
| Support Color | | 262K color | s (RGB | 6-bit) | | | |



AU OPTRONICS CORPORATION

| Temperature Range Operating Storage (Non-Operating) | [°C] | -20 to +60 -20 to +60 |
|---|------|--------------------------|
| RoHS Compliance | | RoHS Compliance |

B133XTN01.7 Document Version : 0.1




2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :


| Item | | Symbol | Conditions | Min. | Тур. | Max. | Unit | Note |
|---------------------------|------------|--|--------------------------------------|----------|-------|-------|-------------------|----------|
| White Luminance ILED=22mA | | | 5 points average | 187 | 220 | - | cd/m ² | 1, 4, 5. |
| | | $egin{array}{c} 	heta_{	extsf{R}} \ 	heta_{	extsf{L}} \end{array}$ | Horizontal (Right) CR = 10 (Left) | 70 70 | - | - | degree | |
| Viewing A | ngie | ф н ф ∟ | Vertical (Upper) CR = 10 (Lower) | 60 60 | - | - | | 4, 9 |
| Luminan Uniformi | | δ _{5P} | 5 Points | - | - | 1.25 | | 1, 3, 4 |
| Luminan Uniformi | | δ _{13P} | 13 Points | - | - | 1.60 | | 2, 3, 4 |
| Contrast R | atio | CR | | 500 | 600 | - | | 4, 6 |
| Cross ta | lk | % | | | | 4 | | 4, 7 |
| Response ⁻ | Time | T _{RT} | Rising + Falling | - | 8 | 16 | msec | 4, 8 |
| | Red | Rx | | 0.528 | 0.558 | 0.588 | | |
| | nea | Ry | | 0.306 | 0.336 | 0.366 | | |
| | Green | Gx | | 0.314 | 0.344 | 0.374 | | |
| Color / Chromaticity | arcen | Gy | | 0.534 | 0.564 | 0.594 | | |
| Coodinates | Coodinates | | CIE 1931 | 0.131 | 0.161 | 0.191 | | 4 |
| | Blue | Ву | | 0.095 | 0.125 | 0.155 | | |
| | \\/\b:+- | Wx | | 0.283 | 0.313 | 0.343 | | |
| | White | Wy | | 0.299 | 0.329 | 0.359 | | |
| NTSC | | % | | - | 45 | - | | |

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

| 6 | | Maximum Brightness of five points |
|--------------|-----|---------------------------------------|
| δ w5 | = ' | Minimum Brightness of five points |
| 2 | | Maximum Brightness of thirteen points |
| δ w13 | = | Minimum Brightness of thirteen points |


Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)=
$$\frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 40 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

| Item | Symbol | Min | Max | Unit | Conditions |
|-------------------------|--------|------|------|--------|------------|
| Logic/LCD Drive Voltage | Vin | -0.3 | +4.0 | [Volt] | Note 1,2 |

4.2 Absolute Ratings of Environment

| Item | Symbol | Min | Max | Unit | Conditions |
|-----------------------|--------|-----|-----|-------|------------|
| Operating Temperature | TOP | 0 | +50 | [°C] | Note 4 |
| Operation Humidity | HOP | 5 | 95 | [%RH] | Note 4 |
| Storage Temperature | TST | -20 | +60 | [°C] | Note 4 |
| Storage Humidity | HST | 5 | 95 | [%RH] | Note 4 |

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal, for example)



Range XXXX

Storage Range

+

Operating

AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25 $^{\circ}\mathrm{C}$ and frame frenquency under 60Hz


| Symble | Parameter | Min | Тур | Max | Units | Note |
|--------|--|-----|-----|------|-------------|--------|
| VDD | Logic/LCD Drive Voltage | 3.0 | 3.3 | 3.6 | [Volt] | |
| PDD | VDD Power | - | - | 0.7 | [Watt] | Note 1 |
| IDD | IDD Current | - | - | 200 | [mA] | Note 1 |
| IRush | Inrush Current | - | - | 2000 | [mA] | Note 2 |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | - | - | 100 | [mV] p-p | |

Note 1 : Maximum Measurement Condition : Mosaic pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:



| | Display port main link | | | | |
|----------------------|--|-----|-----|------|------|
| | | Min | Тур | Max | unit |
| VCM | RX input DC Common Mode Voltage | | 0 | | V |
| VDiff _{P-P} | Peak-to-peak Voltage at a receiving Device | 100 | | 1320 | mV |


Fallow as VESA display port standard V1.1a

B133XTN01.7 Document Version : 0.1



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



| | Display port AUX_CH | | | | |
|---------------|--|-----|-----|-----|------|
| | | Min | Тур | Max | unit |
| VCM | AUX DC Common Mode Voltage | | 0 | | V |
| $VDiff_{P-P}$ | AUX Peak-to-peak Voltage at a receiving Device | 0.4 | 0.6 | 0.8 | V |

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

| | Display port VHPD | | | | |
|------|-------------------|------|-----|-----|------|
| | | Min | Тур | Max | unit |
| VHPD | HPD Voltage | 2.25 | | 3.6 | V |

Fallow as VESA display port standard V1.1a.

B133XTN01.7 Document Version : 0.1



5.2 Backlight Unit

5.2.1 LED characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Condition |
|--------------------------------|--------|--------|-----|-----|--------|--|
| Backlight Power Consumption | PLED | - | - | 1.6 | [Watt] | (Ta=25°C), Note 1 Vin =12V |
| LED Life-Time | N/A | 15,000 | - | - | Hour | (Ta=25°C), Note 2 I _F =20 mA |

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Remark |
|--------------------------------|----------|-----|------|------|--------|------------------------|
| LED Power Supply | VLED | 6.0 | 12.0 | 21.0 | [Volt] | |
| LED Enable Input High Level | VI ED EN | 2.5 | - | 5.5 | [Volt] | |
| LED Enable Input Low Level | VLED_EN | - | - | 0.5 | [Volt] | Define as |
| PWM Logic Input High Level | VPWM EN | 2.5 | - | 5.5 | [Volt] | Connector Interface |
| PWM Logic Input Low Level | | - | - | 0.5 | [Volt] | (Ta=25℃) |
| PWM Input Frequency | FPWM | 200 | 1K | 10K | Hz | |
| PWM Duty Ratio | Duty | 5 | | 100 | % | |

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

| | 1 | | | | | | 13 | 66 |
|------------|-------|-------|---|---|---|---|----|-----|
| 1st Line | R G B | R G B | | R | G | В | R | G B |
| | | | | | | | | |
| | . | ' | • | | | | | |
| | | | • | | | | | |
| | | • | • | | • | | | |
| | | • | 1 | | | | | |
| 768th Line | R G B | R G B | | R | G | В | R | G B |



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation | For Signal Connector |
|------------------------------|-----------------------------------|
| Manufacturer | IPEX or compatible |
| Type / Part Number | IPEX 20455-040E-76B or Compatible |
| Mating Housing/Part Number | IPEX 20453-040T-11 or Compatible |




Product Specification AU OPTRONICS CORPORATION

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

| PIN NO | Symbol | Function | | | |
|--------|---------------|------------------------------|--|--|--|
| 1 | DCR_EN | DCR Enable | | | |
| 2 | H_GND | ligh Speed Ground | | | |
| 3 | NC | No Connect | | | |
| 4 | NC | No Connect | | | |
| 5 | H_GND | High Speed Ground | | | |
| 6 | Lane0_N | Comp Signal Link Lane 0 | | | |
| 7 | Lane0_P | True Signal Link Lane 0 | | | |
| 8 | H_GND | High Speed Ground | | | |
| 9 | AUX_CH_P | True Signal Auxiliary Ch. | | | |
| 10 | AUX_CH_N | Comp Signal Auxiliary Ch. | | | |
| 11 | H_GND | High Speed Ground | | | |
| 12 | LCD_VCC | LCD logic and driver power | | | |
| 13 | LCD_VCC | LCD logic and driver power | | | |
| 14 | LCD_Self_Test | LCD Panel Self Test Enable | | | |
| 15 | LCD GND | LCD logic and driver ground | | | |
| 16 | LCD GND | LCD logic and driver ground | | | |
| 17 | HPD | HPD signale pin | | | |
| 18 | BL_GND | Backlight_ground | | | |
| 19 | BL_GND | Backlight_ground | | | |
| 20 | BL_GND | Backlight_ground | | | |
| 21 | BL_GND | Backlight_ground | | | |
| 22 | BL_Enable | Backlight On / Off | | | |
| 23 | BL PWM DIM | System PWM signal Input | | | |
| 24 | NC | Reverse for AUO TEST only | | | |
| 25 | NC | Reverse for AUO TEST only | | | |
| 26 | BL_PWR | Backlight power (6V~21V) | | | |
| 27 | BL_PWR | Backlight power (6V~21V) | | | |
| 28 | BL_PWR | Backlight power (6V~21V) | | | |
| 29 | BL_PWR | Backlight power (6V~21V) | | | |
| 30 | NC | No Connect (Reserved for CM) | | | |



| 31 | TP_D- | USB Data- for Touch | | | | |
|----|----------|--|--|--|--|--|
| 32 | TP_D+ | USB Data+ for Touch | | | | |
| 33 | GND | Ground–Shield | | | | |
| 34 | VTSP | Touch panel power supply (5V) | | | | |
| 35 | VTSP | Touch panel power supply (5V) | | | | |
| 36 | NC/TP_EN | TP Enable (active high) | | | | |
| 37 | TP_CLK | I2C Clock for Touch (NC for USB input) | | | | |
| 38 | TP_Data | I2C Data for Touch (NC for USB input) | | | | |
| 39 | INT | Interrupt for Touch (NC for USB input) | | | | |
| 40 | RST | Reset for Touch (NC for USB input) | | | | |




Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.



AU OPTRONICS CORPORATION



6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

| Parameter | | Symbol | Min. | Тур. | Max. | Unit |
|-----------------|------------|------------------------|--------|------|--------|--------------------|
| Frame | Frame Rate | | - 60 - | | Hz | |
| Clock frequency | | 1/ T _{Clock} | 69.9 | 72 | 80 | MHz |
| | Period | T _V | 788 | 824 | 768+A | |
| Vertical | Active | T _{VD} | 768 | | | T_{Line} |
| Section | Blanking | T _{VB} | 20 | 56 | Α | |
| | Period | T _H | 1416 | 1456 | 1366+B | |
| Horizontal | Active | T _{HD} | | 1366 | | T _{Clock} |
| Section | Blanking | T HB | 50 | 90 | В | |

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (1366+B)*(768+A)*60<80MHz



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

| Timing | Description | David Inc | | Limits | | Natas |
|-----------|--|-----------|-------|--------|-------|---|
| parameter | Description | Reqd. by | Min. | Тур. | Max. | Notes |
| T1 | power rail rise time, 10% to 90% | source | 0.5ms | | 10ms | |
| Т2 | delay from LCDVDD to black video generation | sink | 0ms | | 200ms | prevents display noise until valid video data is received from the source |
| Т3 | delay from LCDVDD to HPD high | sink | 0ms | | 200ms | sink AUX_CH must be operational upon HPD high. |
| Т4 | delay from HPD high to link training initialization | source | | | | allows for source to read link capability and initialize. |
| Т5 | link training duration | source | | | | dependant on source link to read training protocol. |
| Т6 | link idle | source | | | | Min accounts for required BS-Idle pattern. Max allows for source frame synchronization. |
| T7 | delay from valid video data from source to video on display | sink | 0ms | | 50ms | max allows sink validate video data and timing. |
| Т8 | delay from valid video data from source to backlight enable | source | | | | source must assure display video is stable. |
| Т9 | delay from backlight disable to end of valid video data | source | | | | source must assure backlight is no longer illuminated. |
| T10 | delay from end of valid video data from source to power off | source | 0ms | | 500ms | |
| T11 | power rail fall time, 905 to 10% | source | | | 10ms | |
| T12 | power off time | source | 500ms | | | |

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.




Product Specification AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



| | Min (ms) | Max (ms) |
|-----|----------|----------|
| T13 | 0.5 | 10 |
| T14 | 10 | |
| T15 | 10 | 26 50 |
| T16 | 10 | ≅' |
| T17 | 10 | 1 |
| T18 | 0.5 | 10 |
| T19 | 1* | - |
| T20 | 1* | 5 |

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

| Items | Required Condition | Note |
|-------------------------------|---|--------|
| Temperature Humidity Bias | Ta= 40℃, 90%RH, 300h | |
| High Temperature Operation | Ta= 50℃, Dry, 300h | |
| Low Temperature Operation | Ta= 0℃, 300h | |
| High Temperature Storage | Ta= 60℃, 35%RH, 300h | |
| Low Temperature Storage | Ta= -20℃, 50%RH, 250h | |
| Thermal Shock Test | Ta=-20℃to 60℃, Duration at 30 min, 100 cycles | |
| ESD | Contact : ±8 KV Air : ±15 KV | Note 1 |


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.


No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics

8.1 LCM Outline Dimension






9. Shipping and Package


9.1 Shipping Label Format



9.2 Carton Package



9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

| Byte | Field Name and Comments | Value | Value | Value |
|-------|--|-------|----------|-------|
| (hex) | Field Name and Comments | (hex) | (binary) | (DEC) |
| 0 | Header | 00 | 00000000 | 0 |
| 1 | Header | FF | 11111111 | 255 |
| 2 | Header | FF | 11111111 | 255 |
| 3 | Header | FF | 11111111 | 255 |
| 4 | Header | FF | 11111111 | 255 |
| 5 | Header | FF | 11111111 | 255 |
| 6 | Header | FF | 11111111 | 255 |
| 7 | Header | 00 | 00000000 | 0 |
| 8 | EISA manufacture code = 3 Character ID | 06 | 00000110 | 6 |
| 9 | EISA manufacture code (Compressed ASCII) | AF | 10101111 | 175 |
| 0A | Panel Supplier Reserved – Product Code | 2C | 00101100 | 44 |
| 0B | Panel Supplier Reserved – Product Code | 10 | 00010000 | 16 |
| 0C | LCD module Serial No - Preferred but Optional ("0" if not used) | 00 | 00000000 | 0 |
| 0D | LCD module Serial No - Preferred but Optional ("0" if not used) | 00 | 00000000 | 0 |
| 0E | LCD module Serial No - Preferred but Optional ("0" if not used) | 00 | 00000000 | 0 |
| 0F | LCD module Serial No - Preferred but Optional ("0" if not used) | 00 | 00000000 | 0 |
| 10 | Week of manufacture | 00 | 00000000 | 0 |
| 11 | Year of manufacture | 1A | 00011010 | 26 |
| 12 | EDID structure version # = 1 | 01 | 0000001 | 1 |
| 13 | EDID revision # = 4 | 04 | 00000100 | 4 |
| 14 | Video I/P definition | 95 | 10010101 | 149 |
| 15 | Max H image size = ?? cm(Rounded to cm) | 1D | 00011101 | 29 |
| 16 | Max V image size = ?? cm(Rounded to cm) Display gamma = (gamma ×100)-100 = Example: | 10 | 00010000 | 16 |
| 17 | Display gamma = $(gamma \times 100)-100 = Example$: (2.2×100) - 100 = 120 | 78 | 01111000 | 120 |
| 18 | Feature support | 02 | 0000010 | 2 |
| 19 | Red/Green Low bit (RxRy/GxGy) | 52 | 01010010 | 82 |
| 1A | Blue/White Low bit (BxBy/WxWy) | 45 | 01000101 | 69 |
| 1B | Red X Rx = 0.??? | 90 | 10010000 | 144 |
| 1C | Red Y Ry = 0.??? | 57 | 01010111 | 87 |
| 1D | Green X Rx = 0.??? | 58 | 01011000 | 88 |
| 1E | Green Y Ry = 0.??? | 90 | 10010000 | 144 |
| 1F | Blue X Rx = 0.??? | 29 | 00101001 | 41 |
| 20 | Blue Y Ry = 0.??? | 20 | 00100000 | 32 |
| 21 | White X $Rx = 0.$??? | 50 | 01010000 | 80 |
| 22 | White Y Ry = 0.??? | 54 | 01010100 | 84 |
| 23 | Established timings 1 (00h if not used) | 00 | 00000000 | 0 |

| 24 | Established timings 2 (00h if not used) | 00 | 00000000 | 0 |
|----------|---|----|----------|----|
| 25 | Manufacturer's timings (00h if not used) | 00 | 00000000 | 0 |
| 26 | Standard timing ID1 (01h if not used) | 01 | 0000001 | 1 |
| 27 | Standard timing ID1 (01h if not used) | 01 | 0000001 | 1 |
| 28 | Standard timing ID2 (01h if not used) | 01 | 0000001 | 1 |
| 29 | Standard timing ID2 (01h if not used) | 01 | 0000001 | 1 |
| 2A | Standard timing ID3 (01h if not used) | 01 | 0000001 | 1 |
| 2B | Standard timing ID3 (01h if not used) | 01 | 0000001 | 1 |
| 2C | Standard timing ID4 (01h if not used) | 01 | 0000001 | 1 |
| 2D | Standard timing ID4 (01h if not used) | 01 | 0000001 | 1 |
| 2E | Standard timing ID5 (01h if not used) | 01 | 0000001 | 1 |
| 2F | Standard timing ID5 (01h if not used) | 01 | 0000001 | 1 |
| 30 | Standard timing ID6 (01h if not used) | 01 | 0000001 | 1 |
| 31 | Standard timing ID6 (01h if not used) | 01 | 0000001 | 1 |
| 32 | Standard timing ID7 (01h if not used) | 01 | 0000001 | 1 |
| 33 | Standard timing ID7 (01h if not used) | 01 | 0000001 | 1 |
| 34 | Standard timing ID8 (01h if not used) | 01 | 0000001 | 1 |
| 35 | Standard timing ID8 (01h if not used) | 01 | 0000001 | 1 |
| | Pixel Clock/10,000 | | | |
| 36 | (LSB) | CE | 11001110 | 20 |
| 37 | Pixel Clock/10,000 (MSB) | 1D | 00011101 | 2 |
| <u> </u> | Horizontal Active = ???? pixels | | 33311131 | |
| 38 | (lower 8 bits) | 56 | 01010110 | 8 |
| 39 | Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) | E2 | 11100010 | 22 |
| - 00 | Horizontal Active/Horizontal blanking (Thbp) | | 11100010 | |
| 3A | (upper4:4 bits) | 50 | 01010000 | 8 |
| 3B | Vertical Active = ??? lines | 00 | 00000000 | |
| | Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for | _ | | |
| 3C | DE only panels) | 1E | 00011110 | 3 |
| 3D | Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) | 30 | 00110000 | 4 |
| | , | | | |
| 3E | Horizontal Sync, Offset (Thfp) = ?? pixels | 26 | 00100110 | 3 |
| 3F | Horizontal Sync, Pulse Width = ??? pixels | 16 | 00010110 | 2 |
| 40 | Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? | 36 | 00110110 | 5 |
| 41 | lines | 00 | 00000000 | 3 |
| 41 | Horizontal Vertical Sync Offset/Width upper 2 bits | 00 | 0000000 | |
| 42 | Horizontal Image Size =??? mm | 25 | 00100101 | 3 |
| 43 | Vertical image Size = ??? mm | A4 | 10100100 | 16 |
| 44 | Horizontal Image Size / Vertical image size | 10 | 00010000 | 1 |
| 45 | Horizontal Border = 0 (Zero for Notebook LCD) | 00 | 00000000 | (|
| 46 | Vertical Border = 0 (Zero for Notebook LCD) | 00 | 00000000 | (|
| | Bit[7] 0: Non-interlace, 1: Interlace | | | |
| | Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is dependent on the decode of bits 4 and 3 - see VESA EDID Spec | | | |
| 47 | 1.3 Bit[0]: See VESA EDID Spec 1.3 | 1A | 00011010 | 20 |
| | 7 Document Version: 0.1 | | Page : | |

| | ==> fix=1A | | | |
|------|--|------|------------|------|
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| 40 | Pixel Clock/10,000 | D4 | 11010100 | 010 |
| 48 | (LSB) Pixel Clock/10,000 | D4 | 11010100 | 212 |
| 49 | (MSB) | 17 | 00010111 | 23 |
| 4A | Horizontal Active = xxxx pixels (lower 8 bits) | 56 | 01010110 | 86 |
| 1/ \ | Horizontal Blanking (Thbp) = xxxx pixels | - 55 | 01010110 | 00 |
| 4B | (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) | E2 | 11100010 | 226 |
| 4C | (upper4:4 bits) | 50 | 01010000 | 80 |
| 4D | Vertical Active = xxxx lines | 00 | 0000000 | 0 |
| 45 | Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. | 1. | 00044440 | |
| 4E | for DE only panels) Vertical Active : Vertical Blanking (Tvbp) | 1E | 00011110 | 30 |
| 4F | (upper4:4 bits) | 30 | 00110000 | 48 |
| 50 | Horizontal Sync, Offset (Thfp) = xxxx pixels | 26 | 00100110 | 38 |
| 51 | Horizontal Sync, Pulse Width = xxxx pixels | 16 | 00010110 | 22 |
| 52 | Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines | 36 | 00110110 | 54 |
| 53 | Horizontal Vertical Sync Offset/Width upper 2 bits | 00 | 00000000 | 0 |
| 54 | Horizontal Image Size =xxx mm | 35 | 00110101 | 53 |
| 55 | Vertical image Size = xxx mm | AD | 10101101 | 173 |
| 56 | Horizontal Image Size / Vertical image size | 10 | 00010000 | 16 |
| 57 | Horizontal Border = 0 (Zero for Notebook LCD) | 00 | 00000000 | 0 |
| 58 | Vertical Border = 0 (Zero for Notebook LCD) | 00 | 00000000 | 0 |
| | Bit[7] 0: Non-interlace, 1: Interlace | | 0000000 | |
| | Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 | | | |
| | Bit[4:3] 00: Analog composite, 01: Bipolar analog | | | |
| | composite, 10: Digital | | | |
| | composite, 11: Digital separate Bit[2:1] : The interpretation of bits 2 and 1 is | | | |
| | dependent on the decode of | | | |
| | bits 4 and 3 - see VESA EDID Spec | | | |
| | Bit[0] : See VESA EDID Spec 1.3 | | | |
| 59 | ==> fix=1A | 1A | 00011010 | 26 |
| 5A | Flag | 00 | 00000000 | 0 |
| 5B | Flag | 00 | 00000000 | 0 |
| 5C | Flag Data Type Tag: Alphanumeric Data String (ASCII) ==> | 00 | 00000000 | 0 |
| 5D | fix=FE | FE | 11111110 | 254 |
| 5E | Flag | 00 | 00000000 | 0 |
| 5F | Dell P/N 1 st Character | 38 | 00111000 | 56 |
| 60 | Dell P/N 2 nd Character | 43 | 01000011 | 67 |
| 61 | Dell P/N 3 rd Character | 56 | 01010110 | 86 |
| 62 | Dell P/N 4 th Character | 50 | 01010000 | 80 |
| UL | DOM 1714 1 Officiation | - 55 | 1 01010000 | _ 55 |

| 63 | Dell P/N 5 th Character | 39 | 00111001 | 57 |
|-----|--|----|----------|-----|
| 0.4 | EDID Revision Bit[6:0] See charts below | 00 | 4000000 | 100 |
| 64 | Bit[7] 0: X-rev, 1: A-rev | 80 | 10000000 | 128 |
| 65 | Manufacturer P/N | 42 | 01000010 | 66 |
| 66 | Manufacturer P/N | 31 | 00110001 | 49 |
| 67 | Manufacturer P/N | 33 | 00110011 | 51 |
| 68 | Manufacturer P/N | 33 | 00110011 | 51 |
| 69 | Manufacturer P/N | 58 | 01011000 | 88 |
| 6A | Manufacturer P/N | 54 | 01010100 | 84 |
| 6B | Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 54 | 01010100 | 84 |
| 6C | Flag | 00 | 00000000 | 0 |
| 6D | Flag | 00 | 00000000 | 0 |
| 6E | Flag | 00 | 00000000 | 0 |
| 6F | Data Type Tag: Manufacturer Specified Data 00 ==>fix=00 | 00 | 00000000 | 0 |
| 70 | Flag | 00 | 00000000 | 0 |
| 71 | Color Management | 01 | 0000001 | 1 |
| 72 | Panel Structure | 81 | 10000001 | 129 |
| 73 | Frame Rate | 22 | 00100010 | 34 |
| 74 | Light Controller Interface and Luminance | 96 | 10010110 | 150 |
| 75 | Outdoor Features | 01 | 0000001 | 1 |
| 76 | Multi-Media Features | 10 | 00010000 | 16 |
| 77 | Multi-Media Features | 00 | 00000000 | 0 |
| 78 | Special Features #1 | 00 | 00000000 | 0 |
| 79 | Special Features #2 | 09 | 00001001 | 9 |
| 7A | Special Features #3 | 01 | 0000001 | 1 |
| 7B | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 0A | 00001010 | 10 |
| 7C | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 20 | 00100000 | 32 |
| 7D | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 20 | 00100000 | 32 |
| 7E | Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0) | 00 | 00000000 | 0 |
| 7F | Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0) | A2 | 10100010 | 162 |