

ns
) I

(	) Final	Specific	ations
---	---------	----------	--------

Module 15.6"(15.55")HD 16:9 Color TFT-LCD with LED Backlight design				
Model Name	B156XTN08.1 (H/W:3A)			
Note ( 👇 )	LED Backlight with driving circuit design			

Customer	Date					
Checked & Approved by	Date					
Note: This Specification is subject to						

Approved by	Date			
Prepared by	Date			
Amy Chang	<u>05/06/2018</u>			
NBBU Marketing Division AU Optronics corporation				

change without notice.



# **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.3 Carton Package	29
9.4 Handling guide	30
9.5 Shipping Package of Palletizing Sequence	32
10 Appendix: FDID Description	33



# **Record of Revision**

Version and Date Page		Old description	New Description	Remark
0.1 2018/06/05 All		First Edition for Customer		



## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



## 2. General Description

B156XTN08.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B156XTN08.1 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specificati	ions			
Screen Diagonal	[mm]	394.9				
Active Area	[mm]	344.23 x19	344.23 x193.54			
Pixels H x V		1366x 3(RC	GB) x 768			
Pixel Pitch	[mm]	0.252X0.25	2			
Pixel Format		R.G.B. Verl	tical Stripe			
Display Mode		Normally V	Vhite			
White Luminance (ILED=15 mA) (Note: ILED is LED current)	[cd/m²]	275 max, (5 points average) 220 typ. (5 points average) 187 min. (5 points average)				
Luminance Uniformity		1.25 max.	(5 points)			
Contrast Ratio		400 typ.				
Response Time	[ms]	8 typ/16 Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	3.2 (Include Logic and Blu power)				
Weight	[Grams]	370 max.				
Physical Size			Min.	Тур.	Max.	
	[mm]	Length	350.36	350.66	350.96	
	[[[[]]]]	Width	215.65	216.15	216.65	
		Thickness	-	-	3.2	
Electrical Interface		1 Lane eD	P1.2			
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare				
Support Color		262K colors ( RGB 6-bit )				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Com	pliance			




# 2.2 Optical Characteristics

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=15mA			5 points average	187	220	275	cd/m²	1, 4, 5.
		Θr ΘL	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degre e	
Viewing Ar	ngle	Ψн Ψι	Vertical (Upper) CR = 10 (Lower)	10	15 35	-		4, 9
Luminance Un	iformity	δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ <sub>13P</sub>	13 Points	-	-	1.60		2, 3, 4
Contrast Ro	atio	CR		300	400	-		4, 6
Cross tal	k	%				4		4, 7
Response T	ime	$T_{RT}$	Rising + Falling	-	8	16		
	Red	Rx		TBD	TBD	TBD		
		Ry		TBD	TBD	TBD		
	Green	Gx		TBD	TBD	TBD		
Color / Chromaticity	Orccii	Gy		TBD	TBD	TBD		
Coodinates	5.	Bx	CIE 1931	TBD	TBD	TBD		4
	Blue	Ву		TBD	TBD	TBD		
	)	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		




# AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


~		Maximum Brightness of five points
δ <sub>W5</sub> =		Minimum Brightness of five points
<b>Z</b>		Maximum Brightness of thirteen points
δ <sub>W13</sub> =	= '	Minimum Brightness of thirteen points

### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$  Y<sub>L</sub> = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Briahtness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

 $Y_A =$  Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)




# AU OPTRONICS CORPORATION

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






### AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin





## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

## 4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range



### 5. Electrical Characteristics

### 5.1 TFT LCD Module

### **5.1.1 Power Specification**


Input power specifications are as follows;

The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	0.7	TBD	[Watt]	Note 1
IDD	IDD Current	-	-	TBD	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: PDD(typ)@ mosaic pattern Maximum Power; PDD(Max)@ R/G/B pattern Maximum Power IDD(Max)=PDD(Max) / VDD(Min)

Note 2: Measure Condition



Vin rising time




# AU OPTRONICS CORPORATION

### 5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off. Signal electrical characteristics are as follows;






	Display port main link								
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		٧				
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	150		1320	mV				

Fallow as VESA display port standard



### Display Port AUX\_CH signal:



	Display port AUX_CH								
		Min	Тур	Max	unit				
VCM	AUX DC Common Mode Voltage		0		V				
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV				

Fallow as VESA display port standard

## Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard



### AU OPTRONICS CORPORATION

# 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.5	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> = 15 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.2	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	
PWM Logic Input High Level		2.2	-	5.5	[Volt]	
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Define as Connector
PWM Input Frequency	FPWM	200	1K	10K	Hz	Interface (Ta=25°C)
PWM Duty Ratio	Duty	1 *Note 2		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

**Note 2:** If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



# 6. Signal Interface Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	36	6
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
		1			'		1		•			•	
		;							;			;	
		•					•		٠			•	
		Ċ			·		:		Ċ			:	
		٠					•		,			•	
					:				:			:	
		•			•		T.		•			,	
		,			:				,			;	
768th Line	R	G	В	R	G	В		R	G	В	R	G	В



# **6.2 Integration Interface Requirement**

## **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.


Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	IPEX 20455-030E-12 or Compatible
Mating Housing/Part Number	IPEX 20453 or Compatible



eDP lane is a differential signal technology for LCD interface and high speed data transfer device.


PIN#	Symbol	Function
1	NC	No Connect (Reserved)
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	No Connect (Reserved)
25	NC	No connect (Reserved)
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	No Connect (Reserved)





ote1: Start from right side.

**Note2:** Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





AU OPTRONICS CORPORATION

# **6.3 Interface Timing**

## **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-		60	-	Hz
Clock fre	equency	1/T <sub>Clock</sub>	65	72	80	MHz
	Period	T <sub>V</sub>	780	790	768+A	
Vertical	Active	<b>T</b> <sub>VD</sub>		768		<b>T</b> <sub>Line</sub>
Section	Blanking	T∨B	12	22	Α	
	Period	T <sub>H</sub>	1426	1426	1366+B	
Horizontal	Active			1366		<b>T</b> Clock
Section	Blanking	<b>Т</b> нв	60	96	В	

Note 1: The above is as optimized setting


**Note 2 :** The maximum clock frequency = (1366+B)\*(768+A)\*60<80MHz



AU OPTRONICS CORPORATION


# 6.4 Power ON/OFF Sequence

### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only



## Display Port panel power sequence timing parameter:

Timing	December 1	David Inc		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	- Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
17	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			


Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



## Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	•
T15	0	•
T16	0	•
T17	10	•
T18	0.5	10
T19	1*	•
T20	1*	-

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

24 of 33 B156XTN08.1 Document Version : 0.1

<sup>\*</sup>T<sub>PWM</sub>= 1/PWM Frequency



### AU OPTRONICS CORPORATION

# 7. Panel Reliability Test

# 7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

• Sweep: 30 Minutes each Axis (X, Y, Z)

## 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

# 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




B156XTN08.1 Document Version : 0.1

AU OPTRONICS CORPORATION

## 8. Mechanical Characteristics

### 8.1 LCM Outline Dimension

### 8.1.1 Standard Front View




3.2mm MAX



AU OPTRONICS CORPORATION

### 8.1.2 Standard Rear View






- 9. Shipping and Package
- 9.1 Shipping Label Format

TBD



# 9.3 Carton Package





# 9.4 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

## (1) Handling method notice



Do not lift and hold the panel with single hand at right or left side from tray.



Lift and hold the panel up with both hands from tray.

### (2) On the table notice



Do not press edge of panel to avoid glass broken.



Do not press the surface of the panel to avoid the glass broken or polarizer scratch.





Do not put anything or tool on the panel to avoid the glass broken or polarizer scratch.

(3) Cable assembly notice




Do not insert the connector with single hand and touching the PCBA.



Insert the connector by pushing right and left edge.



# 9.5 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

TBD