

(✓) Preliminary Specifications() Final Specifications

Module	17.3"(17.26) HD+ 16:9 Color TFT-LCD with LED Backlight design
Model Name	B173RTN 01.1 (H/W:0A)
Note (🗭)	LED Backlight with driving circuit design, eDP 1.1

Customer	Date		Approved by	Date
			<u>Trista</u>	2012/7/31
Checked & Approved by	Date		Prepared by	Date
			<u>Donald</u>	2012/07/31
Note: This Specification is su without notice.	ubject to change		NBBU Marketing AU Optronics	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2.1 LED characteristics	19
6. Signal Characteristic	20
6.1 Pixel Format Image	
6.2.1 Connector Description	
6.3 Interface Timing	24
7. Vibration and Shock Test	25
7.1 Vibration Test	25
7.2 Shock Test Spec:	25
7.3. Reliability	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
8.2 Screw Hole Depth and Center Position	28
9. Shipping and Package	29
9.1 Shipping Label Format	
9.2. Carton package	
9.3 Shipping package of palletizing sequence	
10. Appendix: EDID description	



Record of Revision

Vei	rsion and Date	Page	Old description	New Description	Remark
0.1	2011/10/04	All	Preliminary Edition for Customer		
0.2	2011/12/14	1		Add eDP version (eDP 1.1)	
		30		Add EDID	
0.3	2012/7/31	26,27		Update 2D Graph	
<mark>0.4</mark>		11		Updare Functional Block Diagram	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electros tic breakdown.



2. General Description

B173RTN01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD+ (1600(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP (display port) interface compatible.

B173RTN01.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit		Specif	ications				
Screen Diagonal	[mm]	17.3"(17.26)						
Active Area	[mm]	382.08 X 214	382.08 X 214.92					
Pixels H x V		1600x3(RGB)	1600x3(RGB) x 900					
Pixel Pitch	[mm]	0.2388X0.238	38					
Pixel Format		R.G.B. Vertic	al Stripe					
Display Mode		Normally Wh	nite					
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m²]	220 typ. (5 points average) 187 min. (5 points average)						
Luminance Uniformity		1.25 max. (5 points)						
Contrast Ratio		500:1 typ						
Response Time	[ms]	8 typ/16max	(
Nominal Input Voltage VDD	[Volt]	+3.3 typ.						
Power Consumption	[Watt]	TBD						
Weight	[Grams]	570 max.						
Physical Size	[mm]		Min.	Тур.	Max.			
Without inverter, bracket.		Length	397.6	398.1	398.6			
		Width	232.3	232.8	233.3			
		Thickness	-	-	5.8			
Electrical Interface		1 channel D	isplay Port					
Glass Thickness	[mm]	0.5						
Surface Treatment		Glare						
Support Color		262K colors (RGB 6-bit)						
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60						
RoHS Compliance		RoHS Comp	liance					




2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Мах.	Unit	Note
White Lumin ILED=20m			5 points average	187	220	-	cd/m²	1, 4, 5.
Viewing Angle		Θ _R Θ _L	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degree	
		Ψн Ψι	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminance Uniformity		δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Un	Luminance Uniformity δ_{13P} 13 Points		-	-	1.6		2, 3, 4	
Contrast Ro	Contrast Ratio CR			300	400	-		4, 6
Cross tal	Cross talk					4		4, 7
Response T	ïme	T _{RT}	Rising + Falling	-	8	16		
	Red	Rx		0.585	0.615	0.645		
	Keu	Ry		0.317	0.347	0.377		
	Green	Gx		0.288	0.318	0.348		
Color / Chromaticity	Green	Gy		0.579	0.609	0.639		
Coodinates		Bx	CIE 1931	0.120	0.150	0.180		4
	Blue	Ву		0.084	0.114	0.144		
	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	60	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


c	Maximum Brightness of five points
δw5 =	Minimum Brightness of five points
C	Maximum Brightness of thirteen points
δw13 =	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should



be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points, $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


 $Y_B = Luminance$ of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 30 Pin.





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	TBD	[Watt]	Note 1/2
IDD	IDD Current	-	TBD	TBD	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV]	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Note 2: Measure Condition






Vin rising time



5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off. Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	120		1320	mV			

Fallow as VESA display port standard V1.1a.



Display Port AUX_CH signal:



	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		V			
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V			

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:


Display Port VHPD							
	Min Typ Max unit						
VHPD	HPD voltage	2.25		3.6	٧		

Fallow as VESA display port standard V1.1a.




AU OPTRONICS CORPORATION

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:


Timing	D!4!	David Inc		Limits		N-4
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

- 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.


B173RTN01.1 <u>Document Version : 0.3</u> 17 of 34



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PWM Frequency



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power	PLED	-	4.8	5.0	[Watt]	(Ta=25°C), Note 1
Consumption						Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°€), Note 2
						I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7		21	[Volt]	
LED Enable Input High Level	VLED_EN	3	-	5.5	[Volt]	
LED Enable Input Low Level	, , , , , , , , , , , , , , , , , , ,	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	3	-	5.5	[Volt]	Define as Connector
PWM Logic Input Low Level		-	-	0.8	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	100	1K	20k	Hz	
PWM Duty Ratio	Duty	5		100	%	



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1600
1st Line	R G B	R G B		R G B	R G B
			· ·	· ·	
				· ·	•
900th Line	R G B	R G B		R G B	R G B



6.2 Integration Interface and Pin Assignment

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	I-PEX 20455-030E-12 or compatible
Mating Housing/Part Number	I-PEX 20453-030T-11 or compatible

B173RTN01.1 Document Version : 0.3 21 of 34




6.2.2 Pin Assignment

	n Assignment	
PIN NO	Symbol	Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	NC	
4	NC	
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	NC	Reverse for AUO TEST only
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect




AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of eDP inputs are as following.





AU OPTRONICS CORPORATION

6.3 Interface Timing


6.3.1 Timing Characteristics

Basically, interface timings should match the 1600x900 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Fran	ne Rate	-		60	-	Hz
Clock frequency		1/TClock		100		MHz
Vertical	Period	Tv	908	926	1100	
	Active	T vD		T Line		
Section	Blanking	T∨B	8	26	200	
Horizontal	Period	T _H	1778	1798	1968	
	Active	T HD		1600		T _{Clock}
Section	Blanking	T HB	178	198	368	1

Note: DE mode only

6.4 Timing diagram





7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C , 90%RH, 300h	
High Temperature Operation	Ta= 50°C , Dry, 300h	
Low Temperature Operation	Ta= 0°€, 300h	
High Temperature Storage	Ta= 60°C , 35%RH, 300h	
Low Temperature Storage	Ta= -20°C , 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




8. Mechanical Characteristics

8.1 LCM Outline Dimension





AU OPTRONICS CORPORATION




Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



8.2 Screw Hole Depth and Center Position

Maximum Screw penetration from side surface is 2.5mm (See drawing)


Screw hole center location, from front surface = 3.10 ± 0.3 mm (See drawing) Screw Torque: Maximum 2.5 kgf-cm






9. Shipping and Package

9.1 Shipping Label Format




9.2. Carton package





9.3 Shipping package of palletizing sequence





10. Appendix: EDID description B173RTN01 1 EDID Code

Address	FUNCTION FUNCTION	Value	Value	Value
HEX	1 0 110 110 11	HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	9E	10011110	158
0B	hex, LSB first	11	00010001	17
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	2B	00101011	43
11	Year of manufacture	15	00010101	21
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144
15	Max H image size (rounded to cm)	26	00100110	38
16	Max V image size (rounded to cm)	15	00010101	21
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	EE	11101110	238
1A	Blue/white low bits (Lower 2:2:2:2 bits)	85	10000101	133
1B	Red x (Upper 8 bits)	9E	10011110	158
1C	Red y/ highER 8 bits	59	01011001	89
1D	Green x	50	01010000	80
1E	Green y	9D	10011101	157
1F	Blue x	26	00100110	38
20	Blue y	1D	00011101	29
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	0000001	1
27		01	0000001	1



28	Standard timing #2	01	00000001	1
29	Standard timing #2	01	0000001	1
2A	Standard timing #3	01	00000001	1
2B	Standard tillling #3	01	0000001	1
2C	Standard timing #4	01	00000001	1
2D	Standard tilling #4	01	00000001	1
2E	Standard timing #5	01	00000001	1
2F	Standard tilling #3	01	0000001	1
30	Standard timing #6	01	0000001	1
31	Standard timing #0	01	0000001	1
32	Standard timing #7	01	0000001	
33	Standard timing #1	01	0000001	
34	Standard timing #8	01	00000001	1
35	Standard timing #0	01	0000001	1
36	Pixel Clock/10000 LSB	10	00010000	16
37	Pixel Clock/10000 USB	27	00100111	39
38	Horz active Lower 8bits	40	01000000	64
39	Horz blanking Lower 8bits	C6	11000110	198
3A	HorzAct:HorzBlnk Upper 4:4 bits	60	01100000	96
3B	Vertical Active Lower 8bits	84	10000100	132
3C	Vertical Blanking Lower 8bits	1A	00011010	26
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	30	00110000	48
3F	HorzSync.Width	20	00100000	32
40	VertSync.Offset : VertSync.Width	36	00110110	54
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	7E	01111110	126
43	Vertical Image Size Lower 8bits	D6	11010110	214
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A		00	00000000	0
4B		0F	00001111	15
4C		00	00000000	0
4D		00	00000000	0
4E		00	00000000	0
4F		00	00000000	0
50		00	00000000	0
51		00	00000000	0
52		00	00000000	0
53		00	00000000	0



54 00 00000	0000 0
37 00 00000	000
55 00 00000	0000 0
56 00 00000	0000 0
57 00 00000	0000 0
58 00 00000	0000 0
59 20 00100	0000 32
5A Detailed timing/monitor 00 00000	0000 0
5B descriptor #3 00 00000	0000 0
5C 00 00000	0000 0
5D FE 11111	110 254
5E 00 00000	0000 0
5F Manufacture 41 01000	0001 65
60 Manufacture 55 01010	101 85
61 Manufacture 4F 01001	111 79
62 0A 00001	010 10
63 20 00100	0000 32
64 20 00100	0000 32
65 20 00100	0000 32
66 20 00100	0000 32
67 20 00100	0000 32
68 20 00100	0000 32
69 20 00100	0000 32
6A 20 00100	0000 32
6B 20 00100	0000 32
6C Detailed timing/monitor 00 00000	0000 0
6D descriptor #4 00 00000	0000 0
6E 00 00000	0000 0
6F FE 11111	110 254
70 00 00000	0000 0
71 Manufacture P/N 42 01000	0010 66
72 Manufacture P/N 31 00110	0001 49
73 Manufacture P/N 37 00110	111 55
74 Manufacture P/N 33 00110	0011 51
75 Manufacture P/N 52 01010	010 82
76 Manufacture P/N 54 01010	100 84
77 Manufacture P/N 4E 01001	110 78
78 Manufacture P/N 30 00110	0000 48
79 Manufacture P/N 31 00110	0001 49
7A Manufacture P/N 2E 00101	110 46
7B Manufacture P/N 31 00110	0001 49
7C 20 00100	0000 32
7D 0A 00001	010 10
7E Extension Flag 00 00000	0000 0
7F Checksum 68 01101	000 104



B173RTN01.1 _Document Version : 0.3 34 of 34