



Doc. Number:
☐ Tentative Specification
☐ Preliminary Specification
Approval Specification

MODEL NO.: N140FGE SUFFIX: E32

Customer: Common	
APPROVED BY	SIGNATURE
Name / Title Note:	
Please return 1 copy for your con signature and comments.	firmation with your

Approved By	Checked By	Prepared By
楊竣傑	曹文彬	曾關嶺
2014-04-14	2014-04-09	2014-04-03
19:11:48 CST	11:51:06 CST	15:52:43 CST

Version 2.1 15 April 2014 1 / 46



CONTENTS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	8
4.2. INTERFACE CONNECTIONS	8
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATION	
4.4.1 DISPLAY PORT INTERFACE	
4.4.2 COLOR DATA INPUT ASSIGNMENT	
4.5 DISPLAY TIMING SPECIFICATIONS	
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	
7. PACKING	
7.1 MODULE LABEL	
7.2 CARTON	
7.3 PALLET	
7.4 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN NOTICE Ver.3	
Version 2.1 15 April 2014	



Appendix. LCD MODULE HANDLING MANUAL	4	2
--------------------------------------	---	---

Version 2.1 15 April 2014 3 / 46



REVISION HISTORY

Version	Date	Page	Description	
2.0	Dec. 12, 2013	All	Approval Spec Ver.2.0 was first issued.	
2.1	Mar. 18, 2014	5	Modified 1.2 GENERAL SPECIFICATIONS	
		8,9	Modified 4.2 INTERFACE CONNECTIONS	
		10~14	Modified 4.3 ELECTRICAL CHARACTERISTICS	
		17~20	Modified 4.5 DISPLAY TIMING SPECIFICATIONS	
		21	Modified 5. OPTICAL CHARACTERISTICS	
		25~28	Modified 7. PACKING	
		30~32	Modified Appendix. EDID DATA STRUCTURE	
		36~46	Modified Appendix. SYSTEM COVER DESIGN NOTICE Ver.3	

Version 2.1 15 April 2014 4 / 46



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N140FGE-E32 is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1600 x 900 HD+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14.0" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1600 x R.G.B. x 900	pixel	-
Pixel Pitch	0.1935 (H) x 0.1935 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Color Gamma	45%	NTSC	typ
Luminance, White	250	Cd/m2	
Power Consumption Total 3.57W (Max.)@cell 0.73 W (Max.), BL 2.84W (Max.)			

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note	
	Horizontal (H)	319.9	320.4	320.9	mm		
	Vertical (V)	186.6	187.1	187.6	mm	(1)	
Module Size	Vertical (V) with PCB & Bracket	204.6	205.1	205.6	mm	(2)	
	Thickness (T)	-	-	3.6	mm		
	Thickness (T) with PCB & Bracket	-	-	-	mm	Slim Bend	
Polarizer Area	Horizontal	312.4	312.7	313.0	mm		
Polalizei Alea	Vertical	177.05	177.25	177.45	mm		
Active Area	Horizontal	309.5	309.6	309.7	mm		
Active Area	Vertical	174.05	174.15	174.25	mm		
,	Weight	-	280.0	290.0	g		


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions. Note (2) Dimensions are measured by caliper.



Version 2.1 15 April 2014 5 / 46



2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12 or Tyco 5-2069716-2

User's connector Part No: IPEX-20453-030T-01

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Svmbol	Value		Unit	Note
item	Syllibol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)


Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
item	Cymbol	Min.	Max.	5	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 2.1 15 April 2014 7 / 46



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for LCD test)	
4	NC	No Connection (Reserved for LCD test)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

Version 2.1 15 April 2014 8 / 46



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Version 2.1 15 April 2014 9 / 46

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parar	notor		Symbol		Value	Unit	Note	
Falai	HELEI		Syllibol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage			VCCS	3.0	3.3	3.6	V	(1)-
HPD	High	Level		2.25	-	2.75	V	(4)
ITED	Low Level			0	-	0.4	V	(4)
HPD Impedance			R _{HPD}	30K			ohm	(4)
Ripple Voltage			V_{RP}	-	50	-	mV	(1)-
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)	
Power Supply Current Mosa		Mosaic	lcc		179	220	mA	(3)a
Tower Supply Curre	111	Black	ICC		175	220	mA	(3)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



0.5ms→ +3.3V




Version 2.1 15 April 2014 10 / 46



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a specified power dissipation check pattern is displayed

a. Mosaic Pattern



Active Area

Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.

Version 2.1 15 April 2014 11 / 46




4.3.2 LED CONVERTER SPECIFICATION

Parar	notor	Symbol		Value		Unit	Note
Falai	netei	Syllibol	Min.	Тур.	Max.	Offic	Note
Converter Input pow	er supply voltage	LED_Vccs	5	12	21	V	
Converter Inrush Cu	ILED _{RUSH}	-	-	1.5	Α	(1)	
LED_EN Control	Backlight On		2.2	-	5	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance)	R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
F WW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R_{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	
PWM Control F Voltage	VPWM_pp	-	-	100	mV		
PWM Control Freque	f_{PWM}	190	-	2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	164	204	237	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,


ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 2.1 15 April 2014 12 / 46

VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \ \ (N\geq 3)$$

$$f: \text{Frame rate}$$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Version 2.1 15 April 2014 13 / 46




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devemeter	Cymahal		Value		l lmi4	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	29	32	V	(4)(2)(Dut)(4000()
LED Light Bar Power Supply Current	lL	-	70.4	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	2.04	2.25	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) PL = IL ×VL (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 oC and IL =17.6mA (Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 2.1 15 April 2014 14 / 46



4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	C_{AUX}	75		200	nF	(2)

- Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.
 - (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
 - (3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 2.1 15 April 2014 15 / 46



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

										Data		al							
	Color			Re						Gre							ue		
	T.	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
L .	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale			:	:	:				:	:	:	:	:	:		:	:		
Of		:	:	:		:	:	:	:	:	:	:	:	:	:	:		:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1 1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0						0	1	1	1		0	_				
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray Scale	Blue(2)	0																	
Of	:		:	:		:	:	:	:		:	:	:	:	:	:	:	:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
Diue	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1		1	1	1
	טומב(סט)	U	U	U	U	U	U	U	U	U	U	U	U	ı	ı	<u> </u>	l I	ı	ı

Note (1) 0: Low Level Voltage, 1: High Level Voltage




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	97.02	107.8	113.2	MHz	-
	Vertical Total Time	TV	920	926	970	TH	-
	Vertical Active Display Period	TVD	900	900	900	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	26	TV-TVD	TH	-
	Horizontal Total Time	TH	1930	1940	2500	Tc	-
	Horizontal Active Display Period	THD	1600	1600	1600	Tc	-
	Horizontal Active Blanking Period	THB	TH-THB	100	TH-THB	Tc	-


INPUT SIGNAL TIMING DIAGRAM



Version 2.1 15 April 2014 17 / 46



4.6 POWER ON/OFF SEQUENCE



Version 2.1 15 April 2014 18 / 46



Timing Specifications:

Parameter	Description	Reqd.	Va		Unit	Notes
t1	Power rail rise time, 10% to 90%	By	Min 0.5	Max		
t2	Delay from LCD,VCCS to black video generation	Source Sink	0.5	200	ms ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	-	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	
t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-

Version 2.1 15 April 2014 19 / 46



t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	ı	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	1	ı	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	1	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 2.1 15 April 2014 20 / 46



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V_{CC}	3.3	V				
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι _L	70.4	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS


Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		350	500	-	-	(2), (5),(7)	
Dosponeo Timo		T_R		-	3	8	ms	(2) (7)	
Response Time	!	T _F		-	7	12	ms	(3),(7)	
Average Lumina	ance of White	Lave		212	250	-	cd/m ²	(4), (6),(7)	
	Red		$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$		0.580		-	(), ()	
	Neu	Ry	Viewing Normal Angle		0.335		-		
Color Chromaticity	Green	Gx			0.325		-	(1),(7)	
		Gy		Typ – 0.03	0.575	Typ +	-		
	Blue	Вх			0.160	0.03	-	(1),(1)	
		Ву			0.140				
	White	Wx			0.313		-		
	vviiite	Wy			0.329		-		
	Horizontal	θ_x +		40	45				
Viewing Angle	попиона	θ _x -	OD: 40	40	45	-	Dog	(1),(5),	
Viewing Angle	\	θ _Y +	CR≥10	15	20	Deg.		(7)	
	Vertical	θ _Y -		40	45	-		, ,	
White Variation		δW _{5p}	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$	80			%	(5),(6) (7),	

Version 2.1 15 April 2014 21 / 46



Note (1) Definition of Viewing Angle (θx , θy):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 2.1 15 April 2014 22 / 46

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points

 δW_{5p} = Minimum [L(1) \sim L(5)] / Maximum [L(1) \sim L(5)]



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.1 15 April 2014 23 / 46



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hou _r ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	() ()
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ± 8 KV Condition 2 : Air Discharge, ± 15 KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140FGE -E32
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL/CB logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

(1)Box Dimensions : 435(L)*350(W)*275(H) (2)20 Modules/Carton




Figure. 7-1 Packing method

Version 2.1 15 April 2014 26 / 46

7.3 PALLET




Figure. 7-2 Packing method

7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-Packing method

Version 2.1 15 April 2014 28 / 46



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 2.1 15 April 2014 29 / 46



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field News and Comments	Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2		Header	FF	11111111
3		Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6		Header	FF	11111111
7		Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	AΟ	ID product code (N140FGE-E32)	A3	10100011
11	0B	ID product code (hex LSB first; N140FGE-E32)	14	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15		ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture ("31")	1F	00011111
17	11	Year of manufacture ("2012")	16	00010110
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("4")	04	00000100
20	14	Video I/P definition("digital")	95	10010101
21	15	Active area horizontal 31cm	1F	00011111
22	16	Active area vertical 17cm	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support (Active off, RGB Color)	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	B5	10110101
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	35	00110101
27	1B	Rx=0.580	94	10010100
28	1C	Ry=0.335	55	01010101
29	1D	Gx=0.325	53	01010011
30	1E	Gy=0.575	93	10010011
31	1F	Bx=0.160	29	00101001
32	20	By=0.140	23	00100011
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

Version 2.1 15 April 2014 30 / 46



	24	Ctandard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01 01	00000001
44	2C	Standard timing ID # 4		00000001
45	2D	Standard timing ID # 4		00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01 01	00000001
48	30	Standard timing ID # 6		00000001
49	31	Standard timing ID # 6		00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("107.8"MHz, According to VESA CVT Rev1.4)	1C	00011100
55	37	# 1 Pixel clock (hex LSB first)	2A	00101010
56	38	# 1 H active ("1600")	40	01000000
57	39	# 1 H blank ("340")	54	01010100
58	3A	# 1 H active : H blank ("1600 : 340")	61	01100001
59	3B	# 1 V active ("900")	84	10000100
60	3C	# 1 V blank ("26")	1A	00011010
61	3D	# 1 V active : V blank ("900 : 26")	30	00110000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000
66	42	# 1 H image size ("309 mm")	35	00110101
67	43	# 1 V image size ("174 mm")	AE	10101110
68	44	# 1 H image size : V image size ("309 : 174")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("71.87"MHz, According to VESA CVT Rev1.4)	13	00010011
73	49	# 2 Pixel clock (hex LSB first)	1C	00011100
74	4A	# 2 H active ("1600")	40	01000000
75	4B	# 2 H blank ("340")	54	01010100
76	4C	# 2 H active : H blank ("1600 : 340")	61	01100001
77	4D	# 2 V active ("900")	84	10000100
78	4E	# 2 V blank ("26")	1A	00011010
79	4F	# 2 V active : V blank ("900 : 26")	30	00110000
80	50	# 2 H sync offset ("48")	30	00110000
81	51	# 2 H sync pulse width ("32")	20	00100000
82	52	# 2 V sync offset : V sync pulse width ("3 : 5")	35	00110101
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000
84	54	# 2 H image size ("309 mm")	35	00110101
, . ,				

Version 2.1 15 April 2014 31 / 46




86	56	# 2 H image size : V image size ("309 : 174")	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5 %	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 24 %	3D	00111101
115	73	PWM % [7:0] @ Step 10 = 100 %	FF	11111111
116	74	Nits [7:0] @ Step 0 = 12.5 nits	0C	00001100
117	75	Nits [7:0] @ Step 5 = 60 nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 250 nits	7D	01111101
119	77	Panel Electronics Power @32x32 Chess Pattern = 850 mW	15	00010101
120	78	Backlight Power @60 nits = 681 mW	11	00010001
121	79	Backlight Power @Step 10 = 2839 mW	23	00100011
122	7A	Nits @ 100% PWM Duty = 250 nits	7D	01111101
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	6E	01101110


Version 2.1 15 April 2014 32 / 46




Appendix. OUTLINE DRAWING




Version 2.1 15 April 2014 33 / 46





Version 2.1 15 April 2014 34 / 46





- NOTES:

 1. LCD MODULE INPUT CONNECTOR: I-PEX 20455-030E-12

 2. IN DRDER TI AVOID ABMORMAL DISPLAY, PODLING AND WHITE SPOT,
 NO DVERLAPPING IS SUGGESTED AT CABLES, NATENNAS, CAMERA, WLAN, WAN OR
 FOREIGN OBJECTS OVER FPC/COF, T-CON AND VR LOCATIONS.

 3. LVDS/EDP CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.


 4. MODULE FLATNESS SPEC 200 MM MAX. (SPEC. WILL BE MODIFIED AFTER DVT CHECK).

 5. "()" MARKS THE REFERENCE DIMENSION.




Appendix. SYSTEM COVER DESIGN NOTICE

Ver.3




Version 2.1 15 April 2014 36 / 46






Version 2.1 15 April 2014 37 / 46





Version 2.1 15 April 2014 38 / 46






Version 2.1 15 April 2014 39 / 46



	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.			
12	Assembly SOP examination for system front-cover with Double tape design			
	Assembly Force System front-cover Double tape			
	System rear-cover			
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.			
13				
13	System front-cover assembly reference with Double tape design System front-cover Height difference ≤ 0.05 mm System System			
13	System front-cover assembly reference with Double tape design System front-cover Front-cover Height difference 0.05 mm			
13 Definition	System front-cover assembly reference with Double tape design System front-cover Height difference ≤ 0.05 mm System rear-cover wall Components stack			

Version 2.1 15 April 2014 40 / 46





Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.

Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk feasibility for your reference.

Version 2.1 41 / 46 15 April 2014



Appendix, LCD MODULE HANDLING MANUAL

Purpose	incorrect har This manual Any person v in this manual	s prepared to prevent panel dys ndling procedure. provides guide in unpacking and ha which may contact / related with par al to prevent panel loss.	andling steps.
1.	Unpacking	Open carton	Remove EPE Cushion
Ope	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		





Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.



Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel





Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.





Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

 Remove panel protector film starts from side tape.



Don't:

 Remove panel protector film from film corner directly before side tape is removed.

