

A027DW01 V1 Product Spec	Version	0.2
	Page	1/43

CUSTOMER APPROVAL SHEET

Company Name

MODEL	A027DW01 V1
CUSTOMER	Title:
APPROVED	Name :
APPROVAL FOR SPECIFIC	CATIONS ONLY (Spec. Ver) CATIONS AND ES SAMPLE (Spec. Ver) CATIONS AND CS SAMPLE (Spec. Ver)
AUO PM : P/N : 97.02A43.100 Comment:	



A027DW01 V1 Product Spec	Version	0.2
	Page	2/43

Doc. version:	0.2
Total pages:	41
Date:	2009/10/20

Product Specification 2.7"COLOR TFT-LCD MODULE

Model Name: A027DW01 V1

Planned Lifetime: From 2009/July. To 2010/July

Phase-out Control: From 2010/July. To 2011/Jan.

EOL Schedule: 2011/Jan.

> Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2008 AU Optronics All Rights Reserved, Do Not Copy.



A027DW01 V1 Product Spec	Version	0.2
	Page	3/43

Record of Revision

Version	Revise Date	Page	Content
0.0	2009/07/27	-	First draft
		8	Modify I _{PVDD} and I _{IO} current value.
		20	Add R0 register bit1 and R10 register.
		21	Add R0 register bit1.
		23	Modify R4 bit2.
0.1	2009/08/25	25	Add R10 register.
		27~30	Update application circuit.
		38	Modify backlight drawing on time.
		40~42	Update power on serial command settings.
		32	Update the RGB color coordinate
0.2	2009/10/20	38	Update the Module outline drawing



A027DW01 V1 Product Spec	Version	0.2
	Page	4/43

Contents

A. Physical specifications	5
B. Electrical specifications	6
1. Pin assignment	6
2. Electrical characteristics	8
2.1 Absolute maximum ratings	8
2.2 Recommended operating conditions (GND =0V)	8
2.3 Electrical characteristics (GND=0V)	8
2.4 Recommended Capacitance Values of External Capacitor	9
2.5 Backlight driving conditions	9
3. Input timing AC characteristic	10
3.1 Digital Signal AC Characteristic	10
3.2 UPS051 Timing conditions	11
3.3 UPS052 Timing conditions	14
4. Command Register Map	18
4.1 Command Timing: Serial Peripheral Interface	18
4.2 SPI timing diagram	19
4.3 Serial Setting Map	20
4.4 Description of serial control data	21
5. Reference Circuit	28
C. Optical specification (Note 1, Note 2, Note 3)	32
D. Reliability test items	35
E. Packing form	37
F. Outline dimension	38
G. Application note	39
1. Power on/off sequence	39
1.1 Power on sequence	39
1.2 Power off sequence	40
2 . Recommended power on/off serial command settings	41
2.1 UPS051 mode	41
2.2 UPS052 320 mode	42
2.3 LIPS052.360 modo	13



A027DW01 V1 Product Spec	Version	0.2
	Page	5/43

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	57.84 x 34.20	
3	Screen size (inch)	2.7 (Diagonal)	
4	Dot pitch (um)	60.25x142.5	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	64.14 x 44.05 x 2.6	Note 1
7	Weight (g)	16	-
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension



A027DW01 V1 Product Spec	Version	0.2
	Page	6/43

B. Electrical specifications

1. Pin assignment

assignn				
Pin no	Symbol	I/O	Description	Remark
1	VCOM	I	VCOM	
2	VGL	С	Capacitor of charge pumping circuit	
3	VGH	С	Capacitor of charge pumping circuit	
4	C3P	С	Capacitor of charge pumping circuit	
5	СЗМ	С	Capacitor of charge pumping circuit	
6	V_10	С	Capacitor of charge pumping circuit	
7	V_5	С	Capacitor of charge pumping circuit	
8	VINT2	С	Capacitor of charge pumping circuit	
9	C2P	С	Capacitor of charge pumping circuit	
10	C2M	С	Capacitor of charge pumping circuit	
11	VCAC	С	Capacitor of VCOMAC circuity	
12	FRP	0	Frame polarity	
13	VINT1	С	Capacitor of charge pumping circuit	
14	C1BP	С	Capacitor of charge pumping circuit	
15	C1AP	С	Capacitor of charge pumping circuit	
16	C1BM	С	Capacitor of charge pumping circuit	
17	C1AM	С	C Capacitor of charge pumping circuit	
18	GND	G	Ground	
19	PVDD	PI	Analog power input, 3.0~3.6V is recommended.	
20	GMA_H⁴	, C	Stabilizing capacitor for analog power	
21	VLED-	I	LED back light cathode	
22	VLED+	I	LED back light anode	
00	DDV	0	Gate signal for the power transistor of the boost	
23	DRV	0	converter.	
24	GND	G	Ground	
25	VCC	С	Digital power supply	
26	VIO	PI	Digital power input	
27	CS	I	Chip enable of serial interface	
28	SDA	Ю	Serial data input and output of serial interface	
29	SCL	I	Clock of serial interface	
30	HSYNC	I	Horizontal synchronous signal	
31	VSYNC	I	Vertical synchronous signal	
32	DCLK	I	Dot clock	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A027DW01 V1 Product Spec	Version	0.2
	Page	7/43

33	DATA 7	I	Data of serial RGB input (MSB)
34	DATA 6	I	Data of serial RGB input
35	DATA 5	I	Data of serial RGB input
36	DATA 4	I	Data of serial RGB input
37	DATA 3	I	Data of serial RGB input
38	DATA 2	I	Data of serial RGB input
39	DATA 1	I	Data of serial RGB input
40	DATA 0	I	Data of serial RGB input (LSB)
41	VCOM	1	VCOM

I: Input, O: Output, C: Capacitor, P: Power, D: Dummy

Note: Definition of scanning direction, Refer to figure as below:





A027DW01 V1 Product Spec	Version	0.2
	Page	8/43

2. Electrical characteristics

2.1 Absolute maximum ratings

						
Item	Symbol	Condition	Min.	Max.	Unit	Remark
Analog Power Supply	PVDD	AGND=GND=0V	-0.5	7	V	
Digital Power Supply	VIO	AGND=GND=0V	-0.5	7	V	
Storage Temperature	Tstg	-	-55	100	$^{\circ}$ C	Ambient temperature
Operating Temperature	Topa	-	-30	85	$^{\circ}\mathbb{C}$	Ambient temperature

2.2 Recommended operating conditions (GND =0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Analog Power Supply		PVDD	3.0	3.3	3.6	V	Note 1
Digital Power Supply		VIO	1.7	3.3	3.6	٧	Note 1
land Cinnal calls as	H Level	V_{IH}	0.7* VIO		, VIO	>	
Input Signal voltage	L Level	V_{IL}	GND		0.3* VIO	٧	

Note 1: A build-in power on reset circuit for PVDD and VIO is provided within the integrated LCD driver IC.

The LCD module is in power save mode in default, and a standby releasing is required after VIO power on through serial control. Please refer to the register STB setting for detail.

2.3 Electrical characteristics (GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I _{PVDD}	V _{PVDD} =3.3V	-	8.5	10.5	mA	Note 1
for V _{PVDD}	I _{PVDD} (STANDBY)	V _{PVDD} =3.3V	-	2.1	3	uA	Note 1
Input Current	I _{IO}	.,	-	80	100	uA	Note 1
for V _{IO}	IO(STANDBY)	$V_{IO}=3.3V$	-	50	70	uA	Note 1
DC-DC	V_{GH}	V _{PVDD} =3.3V	14.0	15.0	16.0	V	Note 2
voltage	V_{GL}	V _{PVDD} =3.3V	-11.0	-10.0	-9.0	V	Note 2
VCOM	V _{CAC}	-	3.5	4.2	5.0	Vp-p	AC component, Note 3
voltage	V _{CDC}	-	0.52	0.62	0.72	V	DC component, Note 4

Note 1: Use UPS051 mode, PVDD=VIO=3.3V, and F_{DCLK}=27MHz, other registers are default setting.

Note 2: VGH and VGL are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: VCDC could be adjusted, so as to minimize flicker and maximum contrast on each module.



A027DW01 V1 Product Spec	Version	0.2
	Page	9/43

2.4 Recommended Capacitance Values of External Capacitor


The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

	Recommended value	Withstanding
Pin name	of capacitors (μF)	voltage (V)
VGH	1 to 10	25
VGL	1 to 10	16
V_10	2.2 to 10	16
V_5	2.2 to 10	10
Vint2	2.2 to 10	16
Vint1	2.2 to 10	10
VCAC	1 to 10	10

2.5 Backlight driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current			25	27.5	mA	
LED voltage	V_{L}		6.5	7	V	2 LED's
Feedback voltage	V_{FB}	-	0.6	-	V	

Note1: To consider Backlight driver and feedback resistor tolerance.







A027DW01 V1 Product Spec	Version	0.2
	Page	10/43

3. Input timing AC characteristic

3.1 Digital Signal AC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit.
DCLK duty cycle	Tcwh/Tcwl	40	50	60	% t _{DCLK}
VSYNC setup time	Tvst	12	-	-	ns
VSYNC hold time	Tvhd	12	-	-	ns
HSYNC setup time	Thst	12	-	-	ns
HSYNC hold time	Thhd	12	-	ı	ns
Data set-up time	Tdsu	12	-	1	ns
Data hold time	Tdhd	12	-	1	ns
HSYNC width	Thsw	1	1	254	t _{DCLK}
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6t	







A027DW01 V1 Product Spec	Version	0.2
	Page	11/43

3.2 UPS051 Timing conditions

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
D	CLK Frequency		1/t _{DCLK}	13.5	27	27.19	MHz	
	Period		t _H	1024	1716	1728	t _{DCLK}	
	Display per	riod	t _{hd}		960		t _{DCLK}	
Hsync	Back pord	ch	t _{hbp}	57	70	255	t _{DCLK}	Note 1
	Front por	ch	t _{hfp}	t _H - t _{hd} - t _{hbp}		1	t _{DCLK}	4.
	Pulse wid	th	t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd Even	t _V	255.5	262.5	277.5	t	
	Display period	Odd Even	t _{vd}		240			
.,		Odd		14	21	29		
Vsync	Back porch	Even	t _{vbp}	14.5	21.5	29.5	t _H	Note 2, 3, 4
		Odd			•			
	Front porch	Even	t_{vfp}	t			t _H	
		Odd		-				
	Pulse width	Even	t _{vsw}	1	1	1	t _{DCLK}	

- Note 1: UPS051 Horizontal back porch time (t) is adjustable by setting register DDL; requirement of minimum back porch time and minimum front porch time must be satisfied.
- Note 2: UPS051 Vertical back porch time (t) is adjustable by setting register HDL; requirement of minimum back porch time and minimum front porch time must be satisfied.
- Note 3: Both interlace and non-interlace mode can be accepted.
- Note 4: AUO suggests frame rate at least 50 Hz to get the better display quality.



Fig.1 UPS051 Input Horizontal Timing Chat


A027DW01 V1 Product Spec	Version	0.2
	Page	12/43

Invalid Data 929 \ 960 **UPS051 Input Horizontal Data Sequence** Ŋ \approx В ŋ \simeq ᆍ В \simeq В Ö \simeq В \simeq Invalid Data Ŋ М Ö \approx Line 1,3,5..239 Line 2,4,6..240 HSYNC HSYNC DCLK DATA



A027DW01 V1 Product Spec	Version	0.2		
	Page	13/43		

Fig.3 UPS051 Input Vertical Timing Chat





A027DW01 V1 Product Spec	Version	0.2		
	Page	14/43		

3.3 UPS052 Timing conditions

> 3.2.1 UPS052 (320 mode 24.54MHz) timing specifications

Parameter			Symbol	Min.	Тур.	Max.	Unit.	Remark
D	CLK Frequency		1/t _{DCLK}	20	24.54	28	MHz	
	Period			1500	1500 1560		t _{DCLK}	
	Display per	riod	t _{hd}		1280		t _{DCLK}	
Hsync	Back pord	ch	t _{hbp}	64	241	319	t _{DCLK}	
	Front porc		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	
			t _{hsw}	1	1	-	t _{DCLK}	
	Period		t _V	255.5	262.5	277.5	t)	
	Display period	Odd Even	t _{vd}		240	46.	t	
		Odd		14	21	29		
Vsync	Back porch	Even	t_{vbp}	14.5	21.5	29.5	t _H	Note 1, 2
	Front porch	Odd Even	t _{vfp}	1	$t_{\rm vd} - t_{\rm vbp}$		t _H	
	Pulse width	Odd Even		1	1	-	t _{DCLK}	

Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.



A027DW01 V1 Product Spec	Version	0.2		
	Page	15/43		

> 3.2.2 UPS052 (360 mode 27MHz) timing specifications


Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
D	CLK Frequency		1/t _{DCLK}	20	27	28	MHz	
	Period		t _H	1660	1716	1900	t _{DCLK}	
	Display per	riod	t _{hd}		1440		t _{DCLK}	
Hsync	Back pord	ch	t _{hbp}	64	241	319	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}	1	t _{DCLK}	
	Pulse width		t _{hsw}	1	1 -		t _{DCLK}	.1
	Period	Period Odd t _V		255.5	262.5	277.5	t _H	
	Display period	Odd Even	t _{vd}		240		t _H	
Vsync	Back porch	Odd Even	t _{vbp}	14 14.5	21 21.5	29 29.5	t _H	Note 1, 2
	Front porch	Odd Even	t _{vfp}		$t_{V} - t_{vd} - t_{vbl}$		t _H	
	Pulse width	Odd Even	t _{vsw}	1	1	-	t _{DCLK}	

Note 1: AUO suggests frame rate at least 50 Hz to get the better display quality.

Note 2: Both interlace and non-interlace mode can be accepted.



A027DW01 V1 Product Spec	Version	0.2		
	Page	16/43		





A027DW01 V1 Product Spec	Version	0.2		
	Page	17/43		

Valid Data Fig.5 UPS052 Input Vertical Timing Chart V display t_{vd} 1 field (EVEN) V blanking 1 frame Valid Data V display ₹ 1 field (ODD) V blanking tvsw HSYNC VSYNC DATA

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A027DW01 V1 Product Spec	Version	0.2		
	Page	18/43		

4. Command Register Map


4.1 Command Timing: Serial Peripheral Interface

> Configuration of serial data at SDA terminal


MSB															LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Re	gister	addre	ss	R/W	DATA										

Note: R/W = '0' → Write mode R/W = '1' → Read mode

Write mode waveform




> Read mode waveform





A027DW01 V1 Product Spec	Version	0.2		
	Page	19/43		

4.2 SPI timing diagram



Item	Symbol	Conditions	Min	Typical	Max	Unit
Data Catura Tima	t _{S0}	SCL to CS	30			ns
Data Setup Time	t _{S1}	SCL to SDA	30			ns
Data Hald Time	t _{H0}	SCL to CS	30	(0,		ns
Data Hold Time	t _{H1}	SCL to SDA	30			ns
	t _{W1L}	SCL pulse width	30			ns
Pulse Width	t _{W1H}	SCL pulse width	30			ns
	t _{W2}	CS pulse width	500			ns

- Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- Command loading operation starts from the falling edge of CS and is completed at the next rising edge
 of CS.
- The serial control block is operational after power on reset, but commands are established by the Vsync signal. If command is transferred multiple times for the same register, the last command before the Vsync signal is valid.
- If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- If 16 bits or more of SCL are input while CS is low, the previous 5 bits of transferred data after the falling edge of CS pulse ,and the previous 11 bits of transferred data before the rising edge of CS pulse are valid data.
- Serial block operates with the SCL clock.
- Serial data can be accepted in the power save mode.



A027DW01 V1 Product Spec	Version	0.2
	Page	20/43

4.3 Serial Setting Map

	1.3 Serial Setting Map															
Reg No		ADR	ESS		CONTENT											
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Do	0	•	0	_	DAM			Reserv	/ed	FPOL	U/D	SHL	GRB	STB	SHDB	SHCB
R0	0	0	0	0	R/W	-	-	(00)		(0)	(1)	(1)	(1)	(1)	(0)	(1)
R1	0	0	0	1	R/W	_	_	_	_	T051		Reserve	ed		SEL	
					.,,.,					(0)		(0)			(001)	
R2	0	0	1	0	R/W	_	_	DDL_E					DDL		A))
								(0)			l		(46H)			
R3	0	0	1	1	R/W	_	_	_	_	-		erved			HDL	
			-								,	00)			7H)	
R4	0	1	0	0	R/W	-	-	-	_	AVG		Reserve	ed 📗	D/S	DITH	Reserved
										(1)	(010) (0) (1) (0)			(0)		
R5	0	1	0	1	R/W	-	-	-	-	-	CONTRAST (8H)					
											×	3	BRIGHTN		<u> </u>	
R6	0	1	1	0	R/W	-	-	-	-	4	1	÷	(40H			
Do	1)	0	0	R/W					C	A TO THE REAL PROPERTY OF THE PERTY OF THE P			VCC	DM_AC	
R8	1	0	0	U	H/VV	-	-	-	-	53	-	-		(7H)	
R9	1	0	0	1	R/W		_	_	C	VDCE			V	COM_DC		
113	'	0	0	'	1 1/ V V		_			(1)			ı	(2DH)	1	
R10	1	0	1	0	R/W	_	_	1.C	<u> </u>	DC_F	CLK_	Chp_M	DC_MA	X_DUTY	DC_	FB_LVL
1110	•	•	•		.,,,,			1		(1)	(1	0)	(0)1)		(10)
R11	1	0	1	1	R/W	- 6	.0	_	_	GMA_M	(GMA3_L	.VL		GMA2_L	VL
	•	•	•	'	10,00	X	7			(1)		(100)			(100)	
R12	1	1	0	0	R/W	0	_	_	_	_	(GMA5_L	.VL		GMA4_L	VL
ПІ	'	'	U	U	LIV VV			-		-		(100)			(100)	
R13	1	1	0	1	R/W				_		(GMA7_L	.VL		GMA6_L	VL
nis	_	-	U		ID/ VV	-	_	-	_	-		(100)			(100)	



A027DW01 V1 Product Spec	Version	0.2
	Page	21/43

4.4 Description of serial control data

R0: System settings

Address	Bit	Description		Default
0000	[60]	Bit6(FPOL)	FRP source driver polarity inversion polarity inversion selection.	011_1101b
		Bit5(U/D)	Vertical shift direction selection.	
		Bit4(SHL)	Horizontal shift direction selection.	
		Bit3(GRB)	Global reset.	
		Bit2(STB)	Standby mode setting.	
		Bit1(SHDB)	DC-DC converter shutdown setting.	
		Bit0(SHCB)	Charge Pump shutdown setting.	

Bit6	FPOL function
0	Polarity between Source driver and VCOM follow Panel type. (default)
1	Polarity between Source driver and VCOM inverted from Panel type.

Bit5	UD function
0	Scan down: First line=G241 → G239 → → G2 → Last line=G0.
1	Scan up: First line=G0→ G2 →→ G239 → Last line=G241. (default)

Bit4	SHL function
0	Shift left; First data=S640 → S639 → → S2 → Last data=S1.
1	Shift right: First data=S1 → S2 → → S639 → Last data=S640. (default)

Bit3	GRB function
	The controller is reset, the charge pump and DCDC are off.
0	Reset all registers to default value.
1	Normal operation. (default)

Bit2	STB function
0	T-CON, source driver and DC-DC converter are off. All outputs are High-Z.
1	Normal operation. (default)

Bit1	SHDB function
0	DC-DC converter is off. (default)
1	DC-DC converter is on.
ı	DC-DC controlled by STB and power on/off sequence.

Bit0	SHCB function
0	Charge Pump converter is off.
1	Charge Pump converter is on. (default)
1	Charge Pump controls by STB and power on/off sequence.



A027DW01 V1 Product Spec	Version	0.2
	Page	22/43

R1: Timings settings

Address	Bit	Description		Default
0001	[60]	Bit6(T051)	UPS051 output timing selection.	001_0001b
		Reserved	Reserved	
		Reserved	Reserved	
		Reserved	Reserved	
		Bit2-0(SEL)	Input data format selection.	


Bit6	T051 timing function
0	Use output timing for UPS051 based on DCLK 27 MHz frequency. (default)
1	Use output timing for UPS051 based on DCLK 13.5 MHz frequency

Bit2-0	SEL function	
000	UPS051 mode.	
001	UPS052 320 mode. (default)	
010	UPS052 360 mode.	

R2: Data delay settings

Address	Bit	Description	5	Default
0010	[80]	Bit8(DDL_E)	DDL setting selection.	0_0100_0110b
		Bit7-0(DDL)	Horizontal Data start delay selection.	

DDL_E	DDL	T _{HS}	Unit	Remark
Χ	00h	0	DCLK	
Χ	46h	70 (Default)	DCLK	UPS051
Χ	FFh	255	DCLK	
0	XXh	241(fixed)	DCLK	LIDOSES
1	00h~FFh	64~319	DCLK	UPS052



R3: Vertical delay settings

Address	Bit	Description		Default
0011	[30]	Bit3-0(HDL)	Vertical delay selection.	_0111b

Bit3-0	HDL function
0000	TSTV=TVStyp - 7 Hsync period
0111	TSTV=TVStyp - 0 Hsync period. (default)
1111	TSTV=TVStyp + 8 Hsync period

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A027DW01 V1 Product Spec	Version	0.2
	Page	23/43

R4: Data settings

Address	Bit	Description		Default
0100	[6.0]	Bit6(AVG)	Dots average function	101_0011b
		Reserved	Reserved	
		Bit2(D/S)	Delta/Stripe matrix selection.	
		Bit1(DITH)	Dithering algorithm selection.	
		Reserved	Reserved	

Bit6	AVG function	
0	Data alignment with orginal input data (R1, G1, B2).	
1	Data alignment with averaged input data (R1, (G1+3G2)/4, (3B2+B3)/4).	
1	(default)	

Bit2	D/S function	
0	UPS051 mode. (default)	
1	UPS052 mode.	

^{*}Note: Bit2 is "0": Stripe mode. Bit2 is "1": Delta mode.

Bit1	DITH function
0	Dithering off. 6-bit resolution (last 2 bits of input data truncated).
1	Dithering on. 8-bit resolution. (default)

R5: Contrast setting

Address	Bit	Description		Default
0101	[0 0]	Dita O/CONTDACT	RGB contrast level adjustment. The contrast gain	1000b
0101	[30]	Bit3-0(CONTRAST)	step is 0.125/LSB.	_1000b

Bit3-0	Contrast gain
0000	0
1000	1 (default)
1111	1.875

R6: Brightness settings

Address	Bit	Description		Default
0110	[60]	Bit6-0(BRIGHT)	Brightness level adjustment. The Brightness level step is 4/LSB.	100_0000b

Bit6-0	Brightness level
00h	-256
40h	0 (default)
7Fh	+252

^{*}Display data= (RGB data) x CONTRAST + BRIGHT



A027DW01 V1 Product Spec	Version	0.2
	Page	24/43

R8: VCOM AC settings

Address	Bit	Description		Default
1000	[30]	Bit3-0(VCOM_AC)	VCAC level adjustment. Step 0.1V/LSB.	_0111b

Bit3-0	VCAC level
0000	3.6V
0111	4.2V (default)
1111	5.0V


R9: VCOM DC settings

Address	Bit	Description	82.	Default
1001	[60]	Bit6(VDCE)	VCOM DC Enable signal.	110_1101b
		Bit5-0(VCOM_DC)	VCOM DC level adjustment. Step 20mV/LSB.	
			~~	

Bit6	VDCE function
0	VCOM DC function disables VCOM pin HighZ. VCOM_DC=VCOM_AC/2.
1	DC voltage of VCOM follows VCOM_DC settings.(default)

Bit5-0	VCOM DC level	S
00h	0.4V	
0Bh	0.62V	
2Dh	1.30V (default)	
3Fh	1.66V	7/0.

VOL_{VCOM}= VCOM_DC-VCOM_AC/2 VOH_{VCOM}= VCOM_DC+VCOM_AC/2



VCOM AC DC level definition

R10: Power supply settings

Address	Bit	Description		Default
1010	[60]	Bit6(DC_F) DCDC frequency selection.		110_0110b
		Bit5-4(CLK_Chp_M)	Charge pump frequency selection.	
		Bit3-2(DC_MAX_DUTY)	DCDC maximum duty cycle selection.	
		Bit1-0(DC_FB_LEVEL)	DCDC feedback level adjustment.	

Bit6	DC_F function
0	DCDC operation based on 13.5MHz fDCDC = DCLK/32.
1	DCDC operation based on 27MHz fDCDC = DCLK/64. (default)

Bit5-4	CLK_Chp_M
00	F(Chp) = f(Hsync)/2
01	F(Chp) = f(Hsync)
10	F(Chp) = f(Hsync)*2 (default)
11	F(Chp) = f(Hsync)*4

Bit3-2	DC_MAX_DUTY
00	DCDC Max Duty = 68%.
01	DCDC Max Duty = 75%. (default)
10	DCDC Max Duty = 81%.
11	DCDC Max Duty = 88%.

Bit1-0	DC_FB_ LEVEL
00	0.3V
01	0.45V
10	0.6V (default)
11	0.75V

R11: Gamma settings 1

Address	Bit	Description	Default	
1011	[60]	Bit6(GMA_M)	Gamma adjustment selection	110_0100b
		Bit5-3(GMA3_LVL)	GMA3 voltage adjustment	
		Bit2-0(GMA2_LVL)	GMA2 voltage adjustment t	

Bit6	GMA_M function
0	Manual set gamma by R11~R13.
1	Auto set to gamma 2.2 by LC type. (default)

R12: Gamma settings 2

Address	Bit	Description	Default	
1100	[50]	Bit5-3(GMA5_LVL)	GMA5 voltage adjustment	10_0100b
		Bit2-0(GMA4_LVL)	GMA4 voltage adjustment t	

R13: Gamma settings 3


Address	Bit	Description	Default	
1101	[50]	Bit5-3(GMA7_LVL)	GMA7 voltage adjustment	10_0100b
		Bit2-0(GMA6_LVL)	GMA6 voltage adjustment t	

	Reg	x00	x01	x10	x11			
	V0+	2.500						
	V8+	1.850	2.000	2.200	2.250			
	V16+	1.570	1.700	2.000	2.050			
COM=L ⁽¹⁾	V50+	0.860	0.950	1.100	1.150			
COMELY	V72+	0.680	0.840	0.900	0.970			
	V110+	0.330	0.380	0.550	0.630			
	V120+	0.150	0.180	0.330	0.400			
	V127+	0.100						

	Reg	x00	x01	x10	x11				
	V0-		0.100						
	V8-	0.750	0.750	0.750	0.750				
	V16-	1.030	1.030	1.030	1.030				
COM=H ⁽¹⁾	V50-	1.740	1.740	1.740	1.740				
COM=H.	V72-	1.920	1.920	1.920	1.920				
	V110-	2.270	2.270	2.270	2.270				
	V120-	2.450	2.450	2.450	2.450				
	V127-	2.500							

5. Reference Circuit


> Internal VCOMDC + external LED driver application circuit



Note: (1) 3.3V is provided from system.

- (2) External LED Driver Block is designed by customer.
- (3) Use internal VCOMDC would make power on time too long.


> External VCOMDC + external LED driver application circuit



Note: (1) 3.3V is provided from system.

(2) External LED Driver Block is designed by customer.


> Internal VCOMDC + internal LED driver application circuit



Note: (1) 3.3V is provided from system.

(2) Use internal VCOMDC would make power on time too long.

External VCOMDC + internal LED driver application circuit



Note: (1) 3.3V is provided from system.


C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	θ =0°	-	10	20	ms	Note 4
Fall	Tf		-	25	35	ms	
Contrast ratio	CR	At optimized viewing angle	250	300	-		Note 5,6
Viewing angle							
Тор	φт		50	60	-		
Bottom	Ψв	CR≧10	40	50	-	deg.	Note 7
Left	φ∟		50	60	-		
Right	arphi R		50	60	-		
Brightness *	YL	<i>θ</i> =0°	280	350	-	cd/m ²	Note 8,9
Luminance Uniformity			70	80		%	Note 10
	х	<i>θ</i> =0°	0.26	0.31	0.36		
	у	<i>θ</i> = 0 °	0.29	0.34	0.39		
	Rx	<i>θ</i> = 0 °	0.53	0.58	0.63		
Color Chromaticity	Ry	<i>θ</i> = 0 °	0.29	0.34	0.39		
	Gx	<i>θ</i> =0°	0.28	0.33	0.38		
	Gy	<i>θ</i> =0°	0.56	0.61	0.66		
	Вх	θ =0°	0.09	0.14	0.19		
	Ву	<i>θ</i> =0°	0.04	0.09	0.14		

Note 1. Ambient temperature = 25° C.


Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-5A, after 10 minutes operation.



Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrast ratio (CR)= Photo detector output when LCD is at "Black" state

Note 6. White $Vi=V_{i50} \mp 1.5V$

Black Vi=V_{i50} ± 2.0V


"±" Means that the analog input signal swings in phase with COM signal.

"\pm" Means that the analog input signal swings out of phase with COM signal.

 $V_{\rm i50}$: The analog input voltage when transmission is 50% The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


Note 7. Definition of viewing angle:

Refer to figure as below.



Measured at the center area of the panel in gray level 255 with backlight current Note 8. 25mA


Note 9. Color Filter Arrangement



Note 10. Definition of luminance uniformity

Luminance Uniformity = Min. Brightness of nine point

Max. Brightness of nine point




D. Reliability test items

No.	Test items	Cond	itions	Remark
1	High temperature storage	Ta= 70°C	240Hrs	Note 1
2	Low temperature storage	Ta= -25°C	240Hrs	
3	High temperature operation	Ta= 60°C	240Hrs	
4	Low temperature operation	Ta= 0°C	240Hrs	
5	High temperature and high humidity	Ta= 60℃. 90% RH	240Hrs	Operation
6	Heat shock	-25°C ~60°C /50 cycle	2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4l	ΚV	Note.2, Note 3
8	Vibration	Stoke :	10~55Hz 1.5mm 10~55Hz~10Hz ction of X,Y,Z	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction		Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~2 –6dB/Octave from 20		IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 s	surfaces	


Note1: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below




Note 3. ESD testing method.

- 1. Ambient: 24~26°C, 56~65%RH
- 2. Instruments:NoisekenESS-2000,
- 3. Operation System: "CX40FL-B" and adapter "A027DW01 V1T0"
- 4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
- 5. Test Method:
 - a. Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
 - b. Air Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
- 6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.

E. Packing form




F. Outline dimension




G. Application note

1. Power on/off sequence

1.1 Power on sequence






2. Recommended power on/off serial command settings

2.1 UPS051 mode

Register

R0






DCLK / HSYNC / VSYNC / DATA INPUT

39h

Set standby

2.2 UPS052 320 mode



2.3 UPS052 360 mode

