

(V)	Preliminary Specifications	ò
()	Final Specifications	

Module	13.3" WXGA Color TFT-LCD
Model Name	B133EW04 V0 / V1

Customer	Date	Approved by	Date
Checked & Approved by	Date	Prepared by	Date
Note: This Specification is su notice.	bject to change without	NBBU Marketin AU Optronics o	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	
2.2 Optical Characteristics	6
3. Functional Block Diagram	
4. Absolute Maximum Ratings	
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Backlight Unit	
4.3 Absolute Ratings of Environment	12
5. Electrical characteristics	
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Characteristic	
6.1 Pixel Format Image	
6.2 The input data format	17
6.3 Signal Description/Pin Assignment	18
6.4 Interface Timing	19
7. Connector Description	22
7.1 TFT LCD Module	
8. Dynamic Test	23
8.1 Vibration Test	23
8.2 Shock Test Spec:	23
9. Reliability	24
10. Mechanical Characteristics	25
10.1 LCM Outline Dimension	25
11. Shipping and Package	29
11.1 Shipping Label Format	29
11.2 Carton package	
11.3 Shipping package of palletizing sequence	
12. Appendix: EDID description	



Record of Revision

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2008/03/24	AII	First Edition for Customer		
0.2	2008/04/25	21	Change the power ON/OFF Seque	nce	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lamp Reflector edge. Instead, press at the far ends of the LED lamp Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B133EW04 V0/V1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) without backlight inverter. All input signals are LVDS interface compatible.

B133EW04 V0/V1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

Items	Unit	Specifications				
Screen Diagonal	[mm]	337.8 (13.3W	<i>I</i> ")			
Active Area	[mm]	286.08 (H) X	178.8 (V)			
Pixels H x V		1280x3(RGB	s) x 800			
Pixel Pitch	[mm]	0.2235 x 0.2235				
Pixel Format		R.G.B. Vertic	al Stripe			
Display Mode		Normally White				
White Luminance	[cd/m ²]	275 typ.(5 points average)				
Note: ILED is lamp current		230 min.(5 points average) (Note1)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		600 typ				
Response Time	[ms]	20 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	4.6 max.				
Weight	[Grams]	310 max.				
Physical Size	[mm]		L	W	Т	
		Max 3.6			3.6	
		Typical 297.15 203.15 - Min -			-	
Electrical Interface		one channel LVDS				
Surface Treatment		Glare, Hardn	Glare, Hardness 3H,			



Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -25 to +65
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Unit	Conditions	Min.	Тур.	Max.	Note
White Luminance	[cd/m²]	5 points average	230	275	-	1, 4, 5.
Viouing Anglo	[degree] [degree]	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	
Viewing Angle	[degree] [degree]	Vertical (Upper) CR = 10 (Lower)	15 30	15 35		8
Luminance Uniformity		5 Points	-	-	1.25	1
Luminance Uniformity		13 Points	-	-	1.5	2
CR: Contrast Ratio			400	600	-	6
Cross talk	%				4	7
	[msec]	Rising	-			
Response Time	[msec]	Falling	-			8
	[msec]	Rising + Falling	-	20	25	
		Red x	0.565	0.595	0.625	
		Red y	0.315	0.345	0.375	
		Green x	0.290	0.320	0.350	
Chromaticity of color Coordinates		Green y	0.525	0.555	0.585	
(CIE 1931)		Blue x	0.125	0.155	0.185	2,8
,		Blue y	0.115	0.145	0.175	
		White x	0.283	0.313	0.343	
		White y	0.299	0.329	0.359	
NTSC	%	CIE 1931	-	45	-	




AU OPTRONICS CORPORATION


Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance




Note 4: Measurement method

AUO NBBU spec. Template 1.0 7 of 38



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 8. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 15.4 inches wide Color TFT/LCD Module:





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions	
LED Current	ILED	-	35	[mA] rms	Note 1,2	


4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		0.9	[Watt]	Note 1/2
IDD	IDD Current	-	220	250	[mA]	Note 1/2
IRush	Inrush Current	•	0.7	1.5	[A]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	•	1	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time




5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	+100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	0.8	2.0	[V]

Note: LVDS Signal Waveform





AU OPTRONICS CORPORATION

Parameter guideline for LED

Parameter	Min	Тур	Maz	Units	Units
White Luminance 5 points average	230	275	-	[cd/m ²]	Ta=25 °C
LED current (ILED)	-	20	-	[mA]	Ta=25 °C
LED Power consumption	-	3.7	-	[Watt]	Ta=25 °C

AUO NBBU spec. Template 1.0 15 of 38



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	0	1		1278	1279
1st Line	R G B	R G B		R G B	R G B
					.
					:
		:			
	,		1		
	;	;	1	;	
800th Line	R G B	R G B		R G B	R G B

AUO NBBU spec. Template 1.0 16 of 38



6.2 The input data format

RxCLKIN		/
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1 X
RxIN2	DE VS HS B5 B4	B3 B2

Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	these obits pixel data.
R1	Red Data 1	
R0	Red Data 0 (LSB)	
110	rica baia o (LOB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	·
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 68.9 MHZ The signal
		is used to strobe the pixel data and DE signals.
		All pixel data shall be valid at the falling edge
D.E.	D: 1 T: :	when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
V/C	\\t'1 O	data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

AUO NBBU spec. Template 1.0 17 of 38



6.3 Signal Description/Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device

Pin	Signal	Description
1	GND	Ground
2	Vcc	Power Supply (+3.3V)
3	Vanalog	Power Supply (+3.3V)
4	VEDID	DDC Power +3.3V
5	Vsync	Vsync
6	Clkedid	DDC Clock
7	DATAEDID	DDC Data
8	Rin0-	Differential Data Input
9	Rin0+	Differential Data Input
10	GND	Ground
11	Rin1-	Differential Data Input
12	Rin1+	Differential Data Input
13	GND	Ground
14	Rin2-	Differential Data Input
15	Rin2+	Differential Data Input
16	GND	Ground
17	Clkin-	Differential Clock Input
18	Clkin+	Differential Clock Input
19	GND	Ground
20	NC	NC
21	Vdc(1 &2)	LED Annold (Positive)
22	Vdc(3&4)	LED Annold (Positive)
23	NC	NC
24	Vdc1	LED Cathode (Negative)
25	Vdc2	LED Cathode (Negative)
26	Vdc3	LED Cathode (Negative)
27	Vdc4	LED Cathode (Negative)
28	Vdc5	LED Cathode (Negative)
29	Vdc6	LED Cathode (Negative)
30	AGING	AGING

AUO NBBU spec. Template 1.0 18 of 38



AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Signal	Parameter	Symbol	Min	Тур	Max	Unit	Note
D_{CLK}	Clock Period	T_{C}		13.79		ns	1
	Clock Frequency	f_C		72.50		MHz	1/T _C
	Duty Ratio (% High)	K _{dr}	40	50	60	%	T_{Ch}/T_{C}
	Rise Time	T_{RCLK}	-	4.42	-	ns	
	Fall Time	T _{F CLK}	-	4.42	-	ns	
DE	DE Setup Time	T_{se}	4	-	-	ns	
(Data Enable	Data Setup Time	T_{sd}	4	-	-	ns	
Only)	Data Hold Time	T_{hd}	2	-	-	ns	
(DTMG)	Horizontal Period	T_{H}		1440		$T_{\rm C}$	2
Data	Horizontal Blank Period	T_{ha}		160		$T_{\mathbf{C}}$	
	Vertical Period	T_{V}		823		$T_{\mathtt{H}}$	f _V =59.94 Hz, 3
	Vertical Blank Period	T _{wvb}		23		T_{H}	
H_{sync}	H _{sync} Back Porch	H_{bp}		80		$T_{\mathbf{C}}$	
	H _{sync} Pulse Width	T_{WH}		32		$T_{\mathbf{C}}$	
	H _{sync} Front Porch	H_{fp}		48		$T_{\rm C}$	
	Horizontal Active Period	T_{HD}	1280	1280	1280	$T_{\rm C}$	Display Period
V_{sync}	V _{sync} Back Porch	V_{bp}		14		$T_{\mathtt{H}}$	
	V _{sync} Pulse Width	T_{WV}		6		T_{H}	
	V _{sync} Front Porch	$V_{ extsf{fp}}$		3		$T_{\mathtt{H}}$	
	Vertical Active Period	T_{VD}	800	800	800	T_{H}	Display Period


Note: (1) When the WXGA+ controller sets DE Mode, and H_{sync} and V_{sync} are required. The duration of DE

(DTMG) signal must be longer than 1 clock period (T_C) at every horizontal sync period;

- (2) Horizontal Period = One Line Scanning Time;
- (3) The vertical period T_V is related to the frame frequency f_V, i.e., 60 Hz.



6.4.2 Timing diagram




AUO NBBU spec. Template 1.0 20 of 38



AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	0	-	50	(ms)
Т3	0	-	50	(ms)
T4	400	-	-	(ms)
T5	200	-	-	(ms)
T6	200	-	-	(ms)
T7	0	-	10	(ms)

AUO NBBU spec. Template 1.0 21 of 38



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector		
Manufacturer	I-PEX		
Type / Part Number	I-PEX 20474-030E-12		
Mating Housing/Part Number	I-PEX 20472-030T-10		

AUO NBBU spec. Template 1.0 22 of 38



AU OPTRONICS CORPORATION

8. Dynamic Test

8.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 3.0 G

Frequency: 5 - 150Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

8.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 200 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

AUO NBBU spec. Template 1.0 23 of 38



9. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 50℃, 90%RH, 240h	
High Temperature Operation	Ta= 50℃, RH, 300h	
Low Temperature Operation	Ta= 0℃, RH, 300h	
High Temperature Storage	Ta= 65℃, RH, 500h	
Low Temperature Storage	Ta= -25℃, RH, 500h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


AUO NBBU spec. Template 1.0 24 of 38



AU OPTRONICS CORPORATION


10. Mechanical Characteristics

10.1 LCM Outline Dimension






AU OPTRONICS CORPORATION







AU OPTRONICS CORPORATION





AU OPTRONICS CORPORATION







- 11. Shipping and Package
- 11.1 Shipping Label Format

11.1 Shipping Label Format

07/11 H/\(\)(0A F/\(\)(0

AU Optranics B133EW04 Vx


MADE IN CHINA (S01)

AUO NBBU spec. Template 1.0 29 of 38




11.2 Carton package

The outside dimension of carton is 435 (L)mm x 377 (W)mm x 335 (H)mm





11.3 Shipping package of palletizing sequence



AUO NBBU spec. Template 1.0 31 of 38



12. Appendix: EDID description

B133EW04 V0

B13	B133EW04 V0					
Address	FUNCTION	B133EW04	Value	Value	Note	
HEX	Header	HEX	BIN	DEC		
00		00	00000000	0		
01		FF	11111111	255		
02		FF	11111111	255		
03		FF	11111111	255		
04		FF	11111111	255		
05		FF	11111111	255		
06		FF	11111111	255		
07		00	00000000	0		
08	EISA Manuf. Code LSB	06	00000110	6		
09	Compressed ASCII	10	00010000	16		
0A	Product Code	8C	10001100	140		
0B	hex, LSB first	9C	10011100	156		
0C	32-bit ser #	01	00000001	1		
0D		01	0000001	1		
0E		01	0000001	1		
0F		01	0000001	1		
10	Week of manufacture	05	00000101	5		
11	Year of manufacture	12	00010010	18		
12	EDID Structure Ver.	01	0000001	1		
13	EDID revision #	03	00000011	3		
14	Video input definition	80	10000000	128		
15	Max H image size	1D	00011101	29		
16	Max V image size	12	00010010	18		
17	Display Gamma	78	01111000	120		
18	Feature support	0A	00001010	10		
19	Red/green low bits	50	01010000	80		
1A	Blue/white low bits	85	10000101	133		
1B	Red x/ high bits	98	10011000	152		
1C	Red y	58	01011000	88		
1D	Green x	52	01010010	82		
1E	Green y	8E	10001110	142		
1F	Blue x	26	00100110	38		
20	Blue y	25	00100101	37		
21	White x	50	01010000	80		
22	White y	54	01010100	84		
23	Established timing 1	00	00000000	0		
24	Established timing 2	00	00000000	0		
25	Manufacturer's Timing	00	00000000	0		

AUO NBBU spec. Template 1.0 32 of 38



			11100 00111 01	
26	Standard timing #1	01	0000001	1
27		01	0000001	1
28	Standard timing #2	01	00000001	1
29		01	0000001	1
2A	Standard timing #3	01	00000001	1
2B		01	00000001	1
2C	Standard timing #4	01	0000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	0000001	1
30	Standard timing #6	01	0000001	1
31		01	0000001	1
32	Standard timing #7	01	0000001	1
33		01	0000001	1
34	Standard timing #8	01	00000001	1
35		01	0000001	1
36	Pixel Clock/10,000 (LSB)	52	01010010	82
37	Pixel Clock/10,000 (MSB)	1C	00011100	28
38	Horiz. Active pixels(Lower 8 bits)	00	00000000	0
39	Horiz.Blanking (Lower 8 bits)	A0	10100000	160
3A	Horiz. Active pixels:Horiz. Blanking (Upper4:4 bits)	50	01010000	80
3B		20	00100000	32
3C		17	00010111	23
3D	Vert. Active pixels:Vert. Blanking (Upper4:4 bits)	30	00110000	48
3E	` ^ ^	30	00110000	48
3F		20	00100000	32
40	Vert. Sync. Offset=xx lines, Sync Width=xx lines	36	00110110	54
40	Horz. Ver. Sync/Width (upper 2	30	00110110	54
41	bits)	00	00000000	0
42	Hori. Image size (Lower 8 bits)	1E	00011110	30
43	Vert. Image size (Lower 8 bits) Hori. Image size : Vert. Image size	B3	10110011	179
44	(Upper 4 bits)	10	00010000	16
45		00	00000000	0
46		00	00000000	0
47		18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A		00	00000000	0
4B		01	00000001	1
4C	Version	00	00000000	0
4D	Apple edid signature	06	00000110	6
4E	Apple edid signature	10	00010000	16



	Link Type (LVDS Link,MSB		I		1
4F	justified)	20	00100000	32	
50	Pixel and link component format (6-bit panel interface)	00	00000000	0	
51	Panel features (No inverter)	00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		0A	00001010	10	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	ASCII Data String:B133EW04 V0
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F		42	01000010	66	В
60		31	00110001	49	1
61		33	00110011	51	3
62		33	00110011	51	3
63		45	01000101	69	E
64		57	01010111	87	W
65		30	00110000	48	0
66		34	00110100	52	4
67		20	00100000	32	
68		56	01010110	86	V
69		30	00110000	48	0
6A		0A	00001010	10	
6B	But the Life of the Association	20	00100000	32	M 11 N 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
6C	Detailed timing/monitor	00	00000000	0	Monitor Name: Color LCD
6D	descriptor #4	00	00000000	0	
6E 6F		00 FE	00000000	0 254	
70		00	00000000	0	
71		43	01000011	67	С
72		43 6F	01101111	111	0
73		6C	01101111	108	1
74		6F	01101111	111	0
75		72	01110010	114	r
76		20	00100000	32	•
77		4C	01001100	76	L
78		43	0100011	67	C
10		70	01000011	U1	<u> </u>

AUO NBBU spec. Template 1.0 34 of 38



			1	i
79		44	01000100	68
7A		0A	00001010	10
7B		20	00100000	32
7C		20	00100000	32
7D		20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	2e	00101110	46

B133EW04 V1

Address	FUNCTION	B133EW04	Value	Value	Note
HEX	Header	HEX	BIN	DEC	
00		00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	10	00010000	16	
0A	Product Code	8C	10001100	140	
0B	hex, LSB first	9C	10011100	156	
0C	32-bit ser #	01	0000001	1	
0D		01	0000001	1	
0E		01	0000001	1	
0F		01	0000001	1	
10	Week of manufacture	05	00000101	5	
11	Year of manufacture	12	00010010	18	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	03	00000011	3	
14	Video input definition	80	10000000	128	
15	Max H image size	1D	00011101	29	
16	Max V image size	12	00010010	18	
17	Display Gamma	78	01111000	120	
18	Feature support	0A	00001010	10	
19	Red/green low bits	50	01010000	80	
1A	Blue/white low bits	85	10000101	133	
1B	Red x/ high bits	98	10011000	152	Rx=0.595
1C	Red y	58	01011000	88	Ry=0.345
1D	Green x	52	01010010	82	Gx=0.32
1E	Green y	8E	10001110	142	Gy=0.555



		7.5 31 110	JINIOO OOKI OI		
1F	Blue x	26	00100110	38	Bx=0.155
20	Blue y	25	00100101	37	By=0.145
21	White x	50	01010000	80	Wx=0.313
22	White y	54	01010100	84	Wy=0.329
23	Established timing 1	00	00000000	0	unused
24	Established timing 2	00	00000000	0	_
25	Manufacturer's Timing	00	00000000	0	
26	Standard timing #1	01	0000001	1	unused
27		01	0000001	1	
28	Standard timing #2	01	0000001	1	
29		01	0000001	1	
2A	Standard timing #3	01	0000001	1	
2B		01	0000001	1	
2C	Standard timing #4	01	0000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	0000001	1	
2F		01	0000001	1	
30	Standard timing #6	01	0000001	1	
31		01	0000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10,000 (LSB)	52	01010010	82	
37	Pixel Clock/10,000 (MSB)	1C	00011100	28	
38	Horiz. Active pixels(Lower 8 bits)	00	00000000	0	
39	Horiz.Blanking (Lower 8 bits)	A0	10100000	160	
3A	Horiz. Active pixels:Horiz. Blanking (Upper4:4 bits)	50	01010000	80	
3B		20	00100000	32	
3C		17	00010111	23	
3D	Vert. Active pixels: Vert. Blanking (Upper4:4 bits)	30	00110000	48	
3E	(Opper 4.4 mus)	30	00110000	48	
3F	1	20	0010000	32	
	Vert. Sync. Offset=xx lines, Sync				
40	Width=xx lines Horz. Ver. Sync/Width (upper 2	36	00110110	54	
41	bits)	00	00000000	0	
42	Hori. Image size (Lower 8 bits)	1E	00011110	30	
43	Vert. Image size (Lower 8 bits)	B3	10110011	179	
44	Hori. Image size : Vert. Image size (Upper 4 bits)	10	00010000	16	
45		00	00000000	0	
46		00	00000000	0	
47		18	00011000	24	
71	1	0	00011000		

AUO NBBU spec. Template 1.0 36 of 38



50 fo	Detailed timing/monitor descriptor #4	31 33 33 33 45 57 30 34 20 56 31 0A 20 00 00 00 FE	00110001 00110011 00110011 01000101 01010111 01010111 00110000 00110100 00100000 01010100 00100000 000000	49 51 51 69 87 48 52 32 86 49 10 32 0 0 0 254 0	1 3 3 E W 0 4 V 1 Monitor Name: Color LCD
50 for P 51	-	31 33 33 45 57 30 34 20 56 31 0A 20 00 00	00110001 00110011 00110011 01000101 01000101 0110000 00110100 00100000 0101010 00100000 000000	49 51 51 69 87 48 52 32 86 49 10 32 0 0	1 3 3 E W 0 4
50 for P 51	-	31 33 33 45 57 30 34 20 56 31 0A 20 00	00110001 00110011 00110011 01000101 01010111 00110000 00110100 0110100 0110001 0001010 00100000 00100000 000000	49 51 51 69 87 48 52 32 86 49 10 32 0	1 3 3 E W 0 4
50 for product of the	-	31 33 33 45 57 30 34 20 56 31 0A 20	00110001 00110011 00110011 01000101 01010111 00110000 00110100 00100000 0101010 0001010 00100000 000000	49 51 51 69 87 48 52 32 86 49 10 32 0	1 3 3 E W 0 4
50 for property fo		31 33 33 45 57 30 34 20 56 31 0A 20	00110001 00110011 00110011 01000101 01010111 00110000 00110100 00100000 0110001 0001010 00100000	49 51 51 69 87 48 52 32 86 49 10	1 3 3 E W 0 4
50 for product of the		31 33 33 45 57 30 34 20 56 31	00110001 00110011 00110011 01000101 01010111 00110000 00110100 00110110 00110001	49 51 51 69 87 48 52 32 86 49	1 3 3 E W 0 4
50 for 51		31 33 33 45 57 30 34 20 56	00110001 00110011 00110011 01000101 01010111 00110000 00110100 00100000 01010110	49 51 51 69 87 48 52 32 86	1 3 3 E W 0 4
50 for product for		31 33 33 45 57 30 34 20	00110001 00110011 00110011 01000101 01010111 00110000 00110100	49 51 51 69 87 48 52 32	1 3 3 E W 0 4
50 for 51		31 33 33 45 57 30 34	00110001 00110011 00110011 01000101 01010111 00110000 00110100	49 51 51 69 87 48 52	1 3 3 E W 0
50 for 51		31 33 33 45 57 30	00110001 00110011 00110011 01000101 01010111 00110000	49 51 51 69 87 48	1 3 3 E W 0
50 for 51		31 33 33 45 57	00110001 00110011 00110011 01000101 01010111	49 51 51 69 87	1 3 3 E W
50 for 51 For 52 For 58 For 55 For 60 For 63 For 53 For 63		31 33 33 45	00110001 00110011 00110011 01000101	49 51 51 69	1 3 3 E
50 for 51		31 33 33	00110001 00110011 00110011	49 51 51	1 3 3
50 for 51 For 52 For 58 For 50 For 50 For 60 For 61 For 51 For 51 For 60 For 61 For 51 For 51 For 60 For 61 For 51 For 51 For 60 For 61 For 60 For 61 For 60 For 61 For 60 For 61 For 60 For 60 For 61 For 60 For 61 For 60 For 61 For 60 For 61 For 60 For 60 For 61		31 33	00110001 00110011	49 51	3
50 for 51		31	00110001	49	1
50 for 51 P 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F					
50 for 51 P 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E		42	01000010		D
50 for 51 P 52 53 54 55 56 57 58 59 5A 5B 5C 5D		42	01000010	66	В
50 for 51 P 52 53 54 55 56 57 58 59 5A 5B 5C		00	00000000	0	
50 for 51 P 52 53 54 55 56 57 58 59 5A 5B		FE	11111110	254	
50 for 51 P 52 53 54 55 56 57 58 59 5A	·	00	00000000	0	
50 for 51 For 52 For 53 For 55 For 56 For 58 For 59	descriptor #3	00	00000000	0	
50 fo 51 P 52 53 54 55 56 57 58	Detailed timing/monitor	00	0000000	0	ASCII Data String:B133EW04 V1
50 for 51 production for 52 production for 52 production for 53 production for 55 pr		20	00100000	32	
50 fo 51 P 52 53 54 55 56		0A	00001010	10	
50 fo 51 P 52 53 54 55		00	00000000	0	
50 fo 51 P 52 53 54		00	00000000	0	
50 fo 51 P 52 53		00	00000000	0	
50 fo 51 P 52		00	0000000	0	
50 fo		00	00000000	0	
50 fo	Panel features (No inverter)	00	00000000	0	
	ormat (6-bit panel interface)	00	00000000	0	
1 -	justified) Pixel and link component	20	00100000	32	
4E	Apple edid signature Link Type (LVDS Link,MSB	10	00010000	16	
4D	Apple edid signature	06	00000110	6	
4C	Version	00	00000000	0	
4B		01	0000001	1	
4A		00	00000000	0	
49	descriptor #2	00	00000000	0	
48	Detailed timing/monitor	00	00000000	0	

AUO NBBU spec. Template 1.0 37 of 38



72		6F	01101111	111	0
73		6C	01101100	108	1
74		6F	01101111	111	0
75		72	01110010	114	r
76		20	00100000	32	
77		4C	01001100	76	L
78		43	01000011	67	c
79		44	01000100	68	D
7A		0A	00001010	10	
7B		20	00100000	32	
7C		20	00100000	32	
7D		20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	2d	00101101	45	