

AU OPTRONICS CORPORATION

() Pre	eliminary	Specifications
---	-------	-----------	----------------

(V) Final Specifications

Module	14.0" FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140HAN01.3 (H/W:3A)
Note (<table-cell-rows>)</table-cell-rows>	LED Backlight with driving circuit design

Customer	Date		Approved by	Date	
			Jonken Fan	<u>08/08/2014</u>	
Checked & Date Approved by	Date		Prepared by	Date	
			Evonne Chao	08/08/2014	
Note: This Specification is subject to change without notice.			NBBU Market AU Optronics		



AU OPTRONICS CORPORATION

Contents

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	12
5.	. Electrical Characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	16
6.	. Signal Interface Characteristic	17
	6.1 Pixel Format Image	17
	6.2 Integration Interface Requirement	18
	6.3 Interface Timing	21
	6.4 Power ON/OFF Sequence	22
7.	. Panel Reliability Test	25
	7.1 Vibration Test	25
	7.2 Shock Test	25
	7.3 Reliability Test	25
8.	. Mechanical Characteristics	26
	8.1 LCM Outline Dimension	26
9.	. Shipping and Package	28
	9.1 Shipping Label Format	28
	9.2 Carton Package	
	9.3 Shipping Package of Palletizing Sequence	
10	O. Appendix: EDID Description	



AU OPTRONICS CORPORATION

Record of Revision

Ver	Version and Date Page		Old description	New Description	Remark
0.1	2014/04/14	All	First Edition for Customer		
0.2	2014/04/30	26		Update the 2D drawing	
1.0	2014/08/08	27	Final SPEC for Customer	Update the place of BL Barcode area	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B140HAN01.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H)x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140HAN01.3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit		Specifi	cations			
Screen Diagonal	[mm]	354.69					
Active Area	[mm]	309.14 X 173.89					
Pixels H x V		1920x3(RGB) x 1080					
Pixel Pitch	[mm]	0.161X0.16	i1				
Pixel Format		R.G.B. Vert	ical Stripe				
Display Mode		Normally Bl	ack				
White Luminance (ILED=22mA) (Note: ILED is LED current)	[cd/m ²]		points avera points avera				
Luminance Uniformity 1.25 max. (5 points)							
Contrast Ratio		700 typ					
Response Time	[ms]	25					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	5.4 max (include logic and Blu power) (Note:1)			er)		
Weight	[Grams]	285 max.			_		
Physical Size	[mm]		Min.	Тур.	Max.		
Include bracket		Length	319.9	320.4	320.9		
		Width	204.6	205.1	205.6		
		Thickness	-	-	3.0		
Electrical Interface		2 Lane eDF	P1.3				
Glass Thickness	[mm]	0.5					
Surface Treatment		Anti - Glare	, Hardness 3	3H			
Support Color		6-bit + FRC					
Temperature Range							
Operating	[°C]	0 to +50					
Storage (Non-Operating)	[°C]	-20 to +60					
RoHS Compliance		RoHS Com	pliance				

Note1. AUO power consumption at typical mosaic Pattern.

B140HAN01.3 Document Version: 1.0



AU OPTRONICS CORPORATION

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25 $^{\circ}\text{C}$ (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=22mA			5 points average	255	300	-	cd/m ²	1, 4, 5.
Viewing Ar	nale	heta R $ heta$ L	Horizontal (Right) CR = 10 (Left)	85 85	89 89	-	degree	
Viewing Ai	igie	ψн ψ _L	Vertical (Upper) CR = 10 (Lower)	85 85	89 89	-	degree	4, 9
Luminance Un	iformity	δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ 13P	13 Points	-	-	1.5		2, 3, 4
Contrast Ratio		CR		-	700	_		4, 6
Cross talk		%				4		4, 7
Response ⁻	Response Time		Rising + Falling	-	25	35	msec	4, 8
	Red	Rx		0.613	0.643	0.673		
	ried	Ry		0.306	0.336	0.366		
	Green	Gx		0.283	0.313	0.343		
Color / Chromaticity	GICCII	Gy		0.595	0.625	0.655		
Coodinates	Dive	Bx	CIE 1931	0.121	0.151	0.181		4
	Blue	By		0.023	0.053	0.083		
	\A/Ia:+-	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2		Maximum Brightness of five points
δ _{w5} =		Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta_{\text{W13}} =$	= '	Minimum Brightness of thirteen points

Note 4: Measurement method


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting

B140HAN01.3 Document Version: 1.0



AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)

B140HAN01.3 Document Version: 1.0




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.4	[Watt]	Note 1
IDD	IDD Current	-	-	394	[mA]	Note 1
lRush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition





Vin rising time




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:



	Display port main link								
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		٧				
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV				


Fallow as VESA display port standard V1.1a

B140HAN01.3 Document Version: 1.0



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		2.5	V

Fallow as VESA display port standard V1.1a.

B140HAN01.3 Document Version: 1.0



AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.4	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2
						I _F =22 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0 Note2	12.0	21.0	[Volt]	
LED Enable Input High Level	WED EN	2.5	-	3.3	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.5	-	3.3	[Volt]	Connector Interface
PWM Logic Input Low Level	_	-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VLED at PWM duty ratio 100%



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1																				19	920)
1st Line	R	G	В	R	G	В	-	•	-		-	-	-	-	-	-		-	R	G	В	R	G	В
												•											•	
		·																		·			·	
		1			•							•								•			•	
		'																						
		•			1							•								•			•	
																							·	
		٠																					•	
		1			1							1								'			1	
1080th Line	R	G	В	R	G	В	-	•	-	-	-	-	-	-		-	-		R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12 or compatible
Mating Housing/Part Number	IPEX 20453-030T-11 or compatible




6.2.2 Pin Assignment (2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.


PIN NO	Symbol	Function
1	DBC_EN	NC
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Complement Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	Hot Plug Detection signal pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	COLOR_EN	NC





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing. (If not 1920 resloution, pls help to delet this item)

Pa	rameter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	1	60	-	Hz
Clock fre	equency	1/ Tclock		141		MHz
	Period	T _V	1090	1116	3080	
Vertical Section	Active	T _{VD}		1080		T _{Line}
	Blanking	T∨B	10	36	2000	
	Period	TH	2000	2104	2320	
Horizontal Section	Active	T _{HD}		1920		T_{Clock}
	Blanking	Тнв	80	184	400	


Note1: The frame rate will be set to 50 Hz when SDRRS function is turned on.



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	David Ive		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	2
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature and Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, RH, 300h	
Low Temperature Operation	Ta= 0℃, RH/ 300h	
High Temperature Storage	Ta= 60℃, RH/300h	
Low Temperature Storage	Ta= -20℃, RH/, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LOD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

B140HAN01.3 Document Version : 1.0


Page 25 of 32



AU OPTRONICS CORPORATION


8. Mechanical Characteristics

8.1 LCM Outline Dimension





AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



9. Shipping and Package

9.1 Shipping Label Format



Manufactured 05/52

Model No: B140HAN01.3 E204356

AU Optronics Made in China (S01)


H/W: 3A F/W:1

c A us Pb




CT: CEJLH01XXXXX





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	3D	00111101	61
0B	hex, LSB first	13	00010011	19
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	18	00011000	24
12	EDID Structure Ver.	01	00000001	<u></u> 1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1F	00011111	31
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2: bits)	87	10000111	135
1A	Blue/white low bits (Lower 2:2:2:2 bits)	E5	11100101	229
1B	Red x (Upper 8 bits)	A4	10100101	164
1C	Red y/ highER 8 bits	56	01010110	86
1D	Green x	50	01010110	80
1E	Green y	9E	10011110	158
1F	Blue x	26	00100110	38
20	Blue y	0D	00001101	13
21	White x	50	01010000	80
22	White y	50 	01010000	84
23	Established timing 1	00	00000000	0
23 24	Established timing 1 Established timing 2	00	00000000	0
25 25	Established timing 2 Established timing 3	00	00000000	
25 26	Standard timing #1	01	00000000	0 1
26 27	Standard tilling #1			
28	Ctandard timing #0	01	00000001	1
	Standard timing #2	01	00000001	1
29	Otenside and Alexandre (190	01	00000001	1
2A	Standard timing #3	01	00000001	1
2B		01	00000001	1



2C	Ctandard timing #4	01	00000001	
	Standard timing #4	01	00000001	1
2D	0. 1.1	01	00000001	1
2E	Standard timing #5	01	00000001	1
2F	0. 1. 1. 1. 10	01	00000001	1
30	Standard timing #6	01	00000001	1
31	0. 1	01	00000001	1
32	Standard timing #7	01	00000001	1 .
33	0. 1. 1. 1. 10	01	00000001	1
34	Standard timing #8	01	00000001	1
35	D' -1 OL -1 (40000 - 1 OD	01	00000001	1
36	Pixel Clock/10000 LSB	14	00010100	20
37	Pixel Clock/10000 USB	37	00110111	55
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	B8	10111000	184
3A	HorzAct:HorzBlnk Upper 4:4 bits Vertical Active Lower 8bits	70	01110000	112
3B		38	00111000	56
3C	Vertical Blanking Lower 8bits	24	00100100	36
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	10	00010000	16
3F	HorzSync.Width	10	00010000	16
40	VertSync.Offset : VertSync.Width	3E	00111110	62
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	35	00110101	53
43	Vertical Image Size Lower 8bits	AD	10101101	173
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Pixel Clock/10,000 (LSB)	00	00000000	0
49	Pixel Clock/10,000 (MSB)	00	00000000	0
4A	Horizontal Addressable Pixels, lower 8 bits	00	00000000	0
4B	Horizontal Blanking Pixels, lower 8 bits	0F	00001111	15
4C	H Pixels, upper nibble : H Blanking, upper nibble	00	00000000	0
4D	Vertical Addressable Lines, lower 8 bits	00	00000000	0
4E	Vertical Blanking Lines, lower 8 bits	00	00000000	0
4F	V lines, upper nibble : V blanking, upper nibble	00	00000000	0
50	Horizontal Front Porch, lower 8 bits	00	00000000	0
51	Horizontal Sync Pulse, lower 8 bits	00	00000000	0
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	00	00000000	0
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0
54	Horizontal Image Size in mm, lower 8 bits	00	00000000	0
55	Vertical Image Size in mm, lower 8 bits	00	00000000	0
56	H Image Size, upper nibble : V Image Size, upper nibble	00	00000000	0
57	Horizontal Border	00	00000000	0
58	Vertical Border	00	00000000	0
59	Bit Encode Sync Information	20	00100000	32
5A	DC	00	00000000	0



		İ	İ	1
5B	HTOTAL	00	00000000	0
5C	HA	00	00000000	0
5D	HBL	00	00000000	0
5E	HFP	00	00000000	0
5F	HFPe	00	00000000	0
60	НВР	00	00000000	0
61	НВ	00	00000000	0
62	HSO	00	00000000	0
63	HS	00	00000000	0
64	VTOTAL	00	00000000	0
65	VA	00	00000000	0
66	VBL	00	00000000	0
67	VFP	00	00000000	0
68	VBP	00	00000000	0
69	VB	00	00000000	0
6A	vso vso	00	00000000	0
6B	VS	00	00000000	0
6C	Detail Timing Description #4	00	00000000	0
6D	Flag	00	00000000	0
6E	Reserved	00	00000000	0
6F	For Brightness Table and Power Consumption	02	00000010	2
70	Flag	00	00000000	0
71	PWM % [7:0] @ Step 0	0C	00001100	12
72	PWM % [7:0] @ Step 5	33	00110011	51
73	PWM % [7:0] @ Step 10	FF	11111111	255
74	Nits [7:0] @ Step 0	10	00010000	16
75	Nits [7:0] @ Step 5	3C	00111100	60
76	Nits [7:0] @ Step 10	96	10010110	150
77	Panel Electronics Power @ 32x32 Chess Pattern =	1B	00011011	27
78	Backlight Power @ 60 nits =	10	00010000	16
79	Backlight Power @ Step 10 =	28	00101000	40
7A	Nits @ 100% PWM Duty =	96	10010110	150
7B	Flag	20	00100000	32
7C	Flag	20	00100000	32
7D	Flag	20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	D9	11011001	217