

Doc. Version	0.1
Total Pages	31
Date	2008/05/19

# Product Specification 3.0" COLOR TFT-LCD MODULE

MODEL NAME: A030FL01 V1

< >Preliminary Specification

<->Final Specification

© 2008 AU Optronics All Rights Reserved.

DO NOT COPY

Note: The content of this specification is subject to change.

## Record of Revision

8/Oct/2007 6/Oct/2007 9/May/2007		First draft.  Mark pin 1, pin 71 on FPC golden pin.
9/May/2007	5	Add Connotor Type
		Add Connetor Type



Version: 0.1 Page: 1/31

# **Contents**

GENERAL DESCRIPTION	2
FEATURES	2
ELECTRICAL SPECIFICATIONS  1 FPC PIN ASSIGNMENT 2 ABSOLUTE MAXIMUM RATINGS  ELECTRICAL CHARACTERISTICS 1 TFT- LCD TYPICAL OPERATION CONDITION 2 BACKLIGHT DRIVING CONDITIONS 3 SUGGESTED APPLICATION CIRCUIT 3.3.1 SUGGESTED APPLICATION CIRCUIT 4.3.2 SUGGESTED APPLICATION CIRCUIT 4.4 CTIMING 3.4.1 TIMING DIAGRAM 3.4.2 TIMING CONDITION 5 POWER ON/OFF SEQUENCE 3.5.1 POWER-ON (DISPLAY ON; STANDBY DISABLING) 3.5.2 POWER-OFF (DISPLAY OFF; STANDBY ENABLING) 3.5.3 LOW-VOLTAGE RESET 6 SERIAL CONTROL SETTING 3.6.1 INPUT TIMING SPECIFICATIONS (REFER TO FIG. 1) 3.6.2 SERIAL SETTING TABLE  OPTICAL SPECIFICATIONN  ABSOLUTE RATINGS OF AMBIENT ENVIRONMENT	3
ELECTRICAL SPECIFICATIONS  .1 FPC PIN ASSIGNMENT .2 ABSOLUTE MAXIMUM RATINGS  .ELECTRICAL CHARACTERISTICS .1 TFT- LCD TYPICAL OPERATION CONDITION .2 BACKLIGHT DRIVING CONDITIONS .3 SUGGESTED APPLICATION CIRCUIT .3 .3 .1 SUGGESTED APPLICATION CIRCUIT .3 .3 .2 SUGGESTED APPLICATION CIRCUIT .4 AC TIMING .3 .4 .1 TIMING DIAGRAM .3 .4 .2 TIMING CONDITION .5 POWER ON/OFF SEQUENCE .3 .5 .1 POWER-ON (DISPLAY ON; STANDBY DISABLING) .3 .5 .2 POWER-OFF (DISPLAY OFF; STANDBY ENABLING) .3 .5 .3 LOW-VOLTAGE RESET .6 SERIAL CONTROL SETTING .3 .6 .1 INPUT TIMING SPECIFICATIONS (REFER TO FIG. 1) .3 .6 .2 SERIAL SETTING TABLE .OPTICAL SPECIFICATIONN .ABSOLUTE RATINGS OF AMBIENT ENVIRONMENT	5
2.1 FPC PIN ASSIGNMENT	5
2.2 ABSOLUTE MAXIMUM RATINGS	8
3. ELECTRICAL CHARACTERISTICS	8
3.1 TFT- LCD Typical Operation Condition	8
3.2 BACKLIGHT DRIVING CONDITIONS	9
3.3 SUGGESTED APPLICATION CIRCUIT	10
3.3.1 SUGGESTED APPLICATION CIRCUIT	10
3.3.2 SUGGESTED APPLICATION CIRCUIT	11
3.4 AC TIMING	12
3.4.1 TIMING DIAGRAM	12
3.4.2 TIMING CONDITION	13
3.5 POWER ON/OFF SEQUENCE	13
3.5.1 POWER-ON (DISPLAY ON; STANDBY DISABLING)	13
3.5.2 POWER-OFF (DISPLAY OFF; STANDBY ENABLING)	15
3.5.3 LOW-VOLTAGE RESET	16
3.6 SERIAL CONTROL SETTING	17
3.6.1 INPUT TIMING SPECIFICATIONS (REFER TO FIG. 1)	17
3.6.2 SERIAL SETTING TABLE	18
4. OPTICAL SPECIFICATIONN	28
5. ABSOLUTE RATINGS OF AMBIENT ENVIRONMENT	30
6. PACKING FORM	31
VI I I I CIRII I CI	



Page: 2/31

# **General Description**

A030FL01 V1 is a color TFT (Thin Film Transistor) LCD (Liquid crystal Display). This model is composed of TFT-LCD, drive IC, FPC (flexible printed circuit), backlight unit.

# **Features**

- 3-inch display size
- QQHDTV resolution and wide aspect ratio
- 16.7M colors
- System Integration

Timing controller

Charge pump for VGH, VGL

2-in-1 FPC

B-to-B Connector

- SYNC input mode
- Parallel digital 8-bit data interface
- ATR-MVA (Advanced TRansflective Multi-domain Vertical Alignment)

Wide view angle

No Gray Scale Inverison

Sunlight readable

High contrast ratio

• Green design




Version: 0.1 Page: 3/31

# 1. General Information


NO.	Item	Unit	Specification	Remark
1	Display Resolution	dot	480RGB(H)×272(V)	
2	Active Area	mm	65.52(H)×37.128(V)	
3	Screen Size	Size inch 3.0" (Diagonal)		
4	Dot Pitch	mm	0.0455(H)×0.1365(V)	
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		16.7M Colors	Note 2
7	Overall Dimension	mm	76.12(H) × 43.8(V) × 2.5(T)	Note 3
8	Weight	g	18.8 (Typical)	
9	Display Mode		Normally Black	

Note 1: Below figure shows dot stripe arrangement.



Note 2: The full color display depends on 8-bit data signal (pin9~34).

Note 3: Not include FPC. Refer next page to get further information.



Outline Dimension of A030FL01 V1 Module

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version: 0.1 Page: 5/31

2. Electrical Specifications

Pin no

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

2.1 FPC Pin Assignment

**Symbol** 

**VCOM** 

**FRP** 

**VCOML** 

**VCOMH** 

**VGL** 

**VGH** 

VLOUT2

V12

V11

V10

V9

V8

V7

VLOUT3

**VCL** 

VDD3

V6

V5

V4

**Type** 

0

Ρ

Ρ

Ρ

Ρ

Ρ

Ρ

Ρ

Ρ

Ρ

Ρ

Р

Р

Р

Ρ

Ρ

Р

Ρ

Connector: FH26-71S-0.3SHW(					
Description	Remark				
Common voltage					
Frame polarity					
Power Setting Capacitor for VCOM					
Power Setting Capacitor for VCOM					
Power setting capacitor					
Power setting capacitor					
Power setting capacitor					
Connect capacitor for power circuit					

Connect capacitor for power circuit

Power setting capacitor

Power setting capacitor

Power setting capacitor



Version: 0.1 Page: 6/31

Pin no	Symbol	Туре	Description	Remark
26	GND	Р	Ground	
27	VDD	Р	Power supply for charge pump	
28	VDD	Р	Power supply for charge pump	
29	VDDIO	Р	Power supply for digital interface	
30	VDD_25V	Р	Power setting capacitor	
31	R0	I	Red data (LSB)	
32	R1	I	Red data	
33	R2	I	Red data	
34	R3	I	Red data	
35	R4	I	Red data	
36	R5	I	Red data	
37	R6	I	Red data	
38	R7	I	Red data (MSB)	
39	NC	-	Dummy pin	N/A
40	G0	I	Green data (LSB)	
41	G1	I	Green data	
42	G2	I	Green data	
43	G3	I	Green data	
44	G4	I	Green data	
45	G5	I	Green data	
46	G6	I	Green data	
47	G7	I	Green data (MSB)	
48	NC	-	Dummy pin	N/A
49	B0	I	Blue data (LSB)	
50	B1	I	Blue data	



Version: 0.1 Page: 7/31

Pin no	Symbol	Туре	Description	Remark
51	B2	I	Blue data	
52	B3	I	Blue data	
53	B4	I	Blue data	
54	B5	I	Blue data	
55	B6	I	Blue data	
56	B7	I	Blue data (MSB)	
57	GND	Р	Ground	
58	DCLK	I	Pixel clock	
59	GRB	I	Global Reset	
60	HSYNC	I	Horizontal Sync Signal	
61	VSYNC	I	Vertical Sync Signal	
62	SCL	I	Serial command clock input	
63	SDA	I/O	Serial command data input	
64	CS	I	Serial command enable signal	
65	VLED+	Р	LED anode	
66	VLED-	Р	LED cathode	
67	DRV	0	VLED boost transistor driving signal	
68	VCOM	I	Common voltage	
69	NC	-	Dummy pin	N/A
70	NC	-	Dummy pin	N/A
71	NC	-	Dummy pin	N/A

Note 1: I: Input; O: Output; P: Power.



Version: 0.1 Page: 8/31

2.2 Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power	VDD	GND=0	-0.3	4.5	V	Note 1
voltage	VDDIO	GND=0	-0.3	4.5	V	Note 1
Operating temperature	Тора	_	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature
Storage temperature	Tstg	_	-25	80	$^{\circ}\! \mathbb{C}$	Ambient temperature

Note 1: Functional operation should be restricted under normal ambient temperature.

## 3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

3.1 TFT- LCD Typical Operation Condition

Item	Symbol	Min.	Тур.	Max.	Unit	Remark
Dower supply	VDD	3.1	3.3	3.5	V	
Power supply	VDDIO	1.65	3.3	3.5	V	
Vsync Frequency	f <sub>V</sub>		60		Hz	
Hsync Frequency	f <sub>H</sub>		17.16		kHz	
Main Frequency	f <sub>DCLK</sub>		9.0	10.0	MHz	

Note 1: Above every operation range is based on stable operation from suggested application circuit 3.3.1.

Note 2: A built-in power-on reset circuit for VDD and VDDIO is provided within the integrated LCD driver IC. The LCD module is in default in power save mode, and a standby releasing is required after VDDIO power on through serial control interface. Please refer to the serial control interface for detail.

Note 3: The power supply of digital interface, VDDIO, is for the 1.8V digital interface requirement in the future. These digital signals are DCLK, HSYNC, VSYNC, R7~R0, G7~G0, B7~B0. If the digital interface is in the level of 3.3V, please short the power pin, VDD and



Version: 0.1 Page: 9/31

VDDIO, to 3.3V. In other words, no matter the voltage level of VDDIO is 1.65V or 3.5V, the voltage level of VDD needs to be kept around 3.3V.

# 3.2 Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Current	l <sub>L</sub>	1	20	25	mA	single seral
LED Voltage	$V_L$		12.8		V	single seral
LED Life Time	L <sub>L</sub>	10,000			Hr	Note 2, 3

Note 1: LED backlight is four LEDs serial type.

Note 2 :Define "LED Lifetime": brightness is decreased to 50% of the initial value. LED Lifetime is restricted under normal condition, ambient temperature = 25°C and LED current = 20mA.

Note 3: If it uses larger LED current I<sub>L</sub> more than 20mA, it maybe decreases the LED lifetime.




Page: 10/31

# 3.3 Suggested Application Circuit

#### 3.3.1 Suggested Application Circuit

(VCOM DC adjusted by variable resistance)






Page: 11/31

#### 3.3.2 Suggested Application Circuit

(VCOM DC adjusted by serial control interface)






Page: 12/31


# 3.4 AC Timing

#### 3.4.1 Timing Diagram

#### 3.4.1.1 Vertical Timing of Input



#### 3.4.1.2 Horizontal Timing of Input





Version: 0.1 Page: 13/31

#### 3.4.2 Timing Condition

#### 3.4.2.1. Timing Parameters

Pa	rameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
	Frequency	1/Tc		9.2	10	MHz	
Clock	High Time	TCH	40			ns	
	Low Time	TCL	40			ns	
Data	Setup Time	TDS	10			ns	
Data	Hold Time	TDH	3			ns	
DE	Setup Time	TDES	10			ns	
DE	Hold Time	TDEH	3			ns	
Frame Frequency	Cycle	tv		16.7		ms	
	Cycle	tv		288		Н	
1 Frame	Display Period	tvd		272		Н	
Scanning	Front porch	tvf	2	4		Н	
Time	Pulse width	tvp	1	10		Н	
	Back porch	tvb	2	2		Н	
	Cycle	th	494	533	545	DCLK	
1 Line	Display Period	thd		480		DCLK	
Scanning	Front porch	thf	2	8		DCLK	
Time	Pulse width	thp	1	41		DCLK	
	Back porch	thb	2	4		DCLK	

## 3.5 Power On/Off Sequence


The register DISP setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

## 3.5.1 Power-On (Display ON; Standby Disabling)

The LCD driver is in default standby mode after VDD/VDDIO power-on, and set the register DISP to high to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The driver IC analog power VDD2 is turned on first, and then the LCD positive and negative power supplies VGH/VGL are pumped, and followed by the LED power. Since we recommend using external LED driver, the backlight power should be provided at this time. Please refer to power on sequence for the detail timing.








Version: 0.1 Page: 15/31

# 3.5.2 Power-Off (Display Off; Standby Enabling)

When the register DISP is set to low to enable standby mode, a build-in power off sequence is started. Please also refer to the power off sequence for the detail timing.



Power-OFF Sequence




Page: 16/31

#### 3.5.3 Low-voltage Reset

Following figure suggests for low voltage reset function on power on sequence. When low voltage reset function enable, all the registers are loaded to default setting.

- A. The rising time (10%-90%) of VDD nedds larger than 1ms.
- B. After power off, VDD needs to be keep under 0.5V more than 500ms, then it can be power on again.






Version: 0.1 Page: 17/31

# 3.6 Serial Control Setting

## 3.6.1 Input timing specifications (refer to Fig. 1)

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Serial load input setup time	t <sub>s0</sub>	50			ns	
Serial load input hold time	t <sub>h0</sub>	50			ns	
Serial data input setup time	t <sub>s1</sub>	50			ns	
Serial data input hold time	t <sub>h1</sub>	50			ns	
SCI pulso width	t <sub>WL1</sub>	50			ns	
SCL pulse width	t <sub>WH1</sub>	50			ns	
CS pulse width	$t_{W2}$	400			ns	






Fig.1 Serial Interface Control Timing



Version: 0.1 Page: 18/31

3.6.2 Serial setting table

No		R	egis	ter /	Addı	ress				Re	egister l	Data (D	efault S	etting)		
INO	$R/\overline{W}$	A6	A5	A4	АЗ	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	X	VDIR(1)	HDIR(1)	0	V	COM_A	C(0110	))
R1	0	0	0	0	0	0	0	1	0			VCO	M_DC(4	0h)		
R2	0	0	0	0	0	0	1	0			CC	NTRA	ST(40h)			
R3	0	0	0	0	0	0	1	1	Χ	X SUB-CONTRAST_R(40h)						
R4	0	0	0	0	0	1	0	0	Χ	SUB-CONTRAST_B(40h)						
R5	0	0	0	0	0	1	0	1		BRIGHTNESS(40h)						
R6	0	0	0	0	0	1	1	0	Х	SUB-BRIGHTNESS_R(40h)						
R7	0	0	0	0	0	1	1	1	Х	SUB-BRIGHTNESS_B(40h)						
R8	0	0	0	0	1	0	0	0		HSYNC BLANKING(2Bh)						
R9	0	0	0	0	1	0	0	1	Vdpol(1)	Hdpol(1)		VSY	NC BLAI	NKING	(0Ch)	
R10	0	0	0	0	1	0	1	0	1	DCLKpol(1)	0	0	1	0	1	0
R11	0	0	0	0	1	0	1	1	LED_CU	RRENT(00)	BL_DRV	(00)	DRV_FR	EQ(00)	PFM_DU	JTY(10)
R12	0	0	0	0	1	1	0	0	L	ED_ON_CYC	CLE(0111)	)	LE	D_ON_R	ATIO(111	1)
R13	0	0	0	0	1	1	0	1	X	1 X X GRB(1) 1 SHDB1(0) DISI					DISP(0)	
R64	0	1	0	0	0	0	0	0	1	1 0 X 00 00						0
R66	0	1	0	0	0	0	1	0	Χ	43h						
R68	0	1	0	0	0	1	0	0	Х	28h						


Note: X is "don't care". " could be registered by customer.

#### Register R0

Regist	er	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R0		0	00h	Х	VDIR	HDIR	0	VCOM_AC			

 $VCOM\_AC$ : Common voltage AC level selection (deviation  $\pm 0.1V$ )

	VCO	M_AC		Voltage (V)
D3	D2	D1	D0	: -:g- (: /
0	0	0	0	5.8
0	0	0	1	5.9
0	0	1	0	6.0
0	0	1	1	6.1
0	1	0	0	6.2
0	1	0	1	6.3
0	1	1	0	6.4 (Default)
0	1	1	1	6.5
1	0	0	0	6.6
1	0	0	1	6.7
1	0	1	0	6.8
1	0	1	1	6.9
1	1	Х	Х	7.0



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version: 0.1 Page: 19/31

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	00h	Х	VDIR	HDIR	0	VCOM_AC			

#### HDIR: Horizontal shift direction setting

HDIR	Description
0	Shift from right to left, ex : Last data = Y1←Y2Y1439←Y1440 = First data
1	Shift from left to right, ex : First data = Y1→Y2Y1439→Y1440 = Last data (Default)

#### VDIR: Vertical shift direction setting


VDIR	Description
0	Shift from down to up, ex : Last line = L1←L2…L271←L272 = First line
1	Shift from up to down, ex : First line = L1→L2…L271→L272 = Last line (Default)

#### Register R1

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	01h	0				VCOM_DC			

## VCOM\_DC : Common voltage DC level selection

ACOW_DC	Voltage (V)
D6~D0	voltage (v)
00h	2
:	:
40h	2.605 (Default)
:	:
7Fh	3.2





Page: 20/31

#### Register R2, R3, R4, R5, R6, R7

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R2	0	02h				CONT	RAST			

CONTRAST: RGB contrast level setting, the gain changes (1/64) / bit

CONTRAST	Quit.
D7~D0	- Gain
00h	0
40h	1 (Default)
FFh	3.984

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R3	0	03h	Х	SUB-CONTRAST_R						

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	04h	X			SUB	-CONTRAST	Г_В		

SUB-CONTRAST\_RB: RB sub-contrast level setting, the gain changes (1/256) / bit

SUB-CONTRAST	Gain			
D6~D0	Gaill			
00h	0.75			
40h	1 (Default)			
7Fh	1.246			

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	05h				BRIGHT	NESS			

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

BRIGHTNESS	Setting
D7~D0	Setting
00h	Dark ( -64 )
40h	Center (0) (Default)
FFh	Bright ( +191 )

Regis	ter	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R6		0	06h	Х	SUB-BRIGHTNESS_R						


Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R7	0	07h	Х	SUB-BRIGHTNESS_B						

SUB-BRIGHTNESS\_RB: RB sub-brightness level setting, setting accuracy: 1 step / bit

SUB-BRIGHTNESS	Cotting
D6~D0	Setting
00h	Dark ( -64 )
40h	Center (0) (Default)
7Fh	Bright ( +63 )




Page: 21/31



Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	08h				HSYNC BL	ANKING			

HSYNC BLANKING: Horizontal blanking setting

HSYNC BLANKING	DCLK	
D7~D0	DCLK	
00h	0	
2Bh	43 (Default)	
FFh	255	






Page: 22/31

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R9	0	09h	VDPOL	HDPOL			VSYNC BL	ANKING		

#### VSYNC BLANKING: Vertical blanking setting

VSYNC BLANKING	н	
D5~D0	П	
00h	0	
0Ch	12 (Default)	
3Fh	63	



Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R9	0	09h	VDPOL	HDPOL			VSYNC BL	ANKING		

#### HDPOL: HSYNC polarity selection

HDPOL	Function
0	Positive polarity
1	Negative polarity (Default)

#### VDPOL: VSYNC polarity selection

VDPOL	Function
0	Positive polarity
1	Negative polarity (Default)

Regist	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R10	0	0Ah	1	DCLKPOL	0	0	1	0	1	0

# DCLKPOL: DCLK polarity selection


DCLKPOL	Description
0	Positive polarity
1	Negative polarity (Default)

When the command is sent to ASIC, it will be executed immediately.




Page: 23/31

## • HDPOL=1, VDPOL=1, CLKPOL=1



## • HDPOL=0, VDPOL=0, CLKPOL=0



Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R11	0	0Bh	LED_CL	JRRENT	BL_DI	RV	DI	RV_FREQ	PFM_0	OUTY

PFM\_DUTY: PFM duty cycle selection for back light power converter

PFM_	DUTY	PFM duty cycle	Note	
D1	D0	Frm duty Cycle	Note	
0	0	50 %	16/32	
0	1	60 %	19/32	
1	0	65 % (Default)	21/32	
1	1	70 %	22/32	

#### DRV\_FREQ : DRV signal frequency setting

DRV_	FREQ	Frequency
D3	D2	riequency
0	0	DCLK / 32 (Default)
0	1	DCLK / 64
1	0	DCLK / 128
1	1	DCLK / 256



Page: 24/31

Re	gister	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
F	₹11	0	0Bh	LED_CL	JRRENT	BL_DI	RV	DI	RV_FREQ	PFM_0	DUTY

BL\_DRV: Backlight driving capability setting

BL_	DRV	Conshility
D5	D4	- Capability
0	0	Normal capability (Default)
0	1	4 times the Normal capability
1	0	8 times the Normal capability
1	1	12 times the Normal capability

LED\_CURRENT : adjust LED current

LED_C	JRRENT	DC DC Foodback Voltage
D7	D6	DC-DC Feedback Voltage
0	0	0.6 V (default, 20mA)
0	1	0.75V (25mA)
1	0	0.45V (15mA)
1	1	0.3V (10mA)

Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R12	0	0Ch		LED_ON				LED_ON	I_RATIO	

LED\_ON\_RATIO: Set the active ratio of enable signal, and we can use it to decrease the brightness of the LEDs.

LI	ED_OI	N_RAT	Ю	Value
D3	D2	D1	D0	value
0	0	0	0	1 / 16
0	0	0	1	2 / 16
0	0	1	0	3 / 16
0	0	1	1	4 / 16
0	1	0	0	5 / 16
0	1	0	1	6 / 16
0	1	1	0	7 / 16
0	1	1	1	8 / 16
1	0	0	0	9 / 16
1	0	0	1	10 / 16
1	0	1	0	11 / 16
1	0	1	1	12 / 16
1	1	0	0	13 / 16
1	1	0	1	14 / 16
1	1	1	0	15 / 16
1	1	1	1	16 / 16 (Default)

The advantage of this function is that it has 16—step to fine tune the brightness. If you would not like to decrease the brightness of the backlight, please set to "1111".

(Please refer to the example in the following page.)



Version: 0.1 Page: 25/31


Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
R12	0	0Ch		LED_ON	CYCLE			LED_ON	I_RATIO	

LED ON CYCLE: Set the cycle of enable signal.

	ELB_GIV_GIRGE : Set the eyele of endere signal.								
LED_ON_CYCLE			LE	Value					
D7	D6	D5	D4	value					
0	0	0	0	1					
0	0	0	1	2					
0	0	1	0	3					
0	0	1	1	4					
0	1	0	0	5					
0	1	0	1	6					
0	1	1	0	7					
0	1	1	1	8 (Default)					
1	0	0	0	9					
1	0	0	1	10					
1	0	1	0	11					
1	0	1	1	12					
1	1	0	0	13					
1	1	0	1	14					
1	1	1	0	15					
1	1	1	1	16					

Need to keep the frequency of the enable signal more than 120Hz to prevent the backlight twinkle visible.

(Please refer to the example in the following page.)



16\*LED\_ON\_CYCLE = LED\_ON\_CYCLE\*(LED\_ON\_RATIO\*16) + LED\_ON\_CYCLE\*(16-LED\_ON\_RATIO\*16)

(Cycle) (Enable) (Disable) Unit : HSYNC

for example:
LED\_ON\_RATIO is "1001", and LED\_ON\_CYCLE is "0111", then:
Cycle = 16 \* 8 = 128(HSYNC)
Enable = 8 \* ((10/16) \* 16) = 80(HSYNC)
Disable = 8 \* (16-(10/16) \* 16) = 48(HSYNC)

→62.5% on



Page: 26/31

	Register	$R/\overline{W}$	Address	D7	D6	D5	D4	D3	D2	D1	D0
Г	R13	0	0Dh	Х	1	Х	Х	GRB	1	SHDB1	DISP

#### DISP: Standby (power saving) mode setting

DISP	Description
0	Standby (Display OFF); timing control, DAC, and DC/DC converter are off, and register data should be kept (Default)
1	Normal operation (Display ON), with power on/off sequence

Note: In standby mode, Source Driver output =0V, VGH =0V, VGL =0V, FRP =0V

#### SHDB1: Shut down for back light power converter


SHDB1	Description				
0	The back light power converter is off (Default)				
1	The back light power converter is controlled by STB's power on/off sequence				

#### GRB: Register reset setting

GRB	Description			
0	Reset all registers to default value			
1	Normal operation (Default)			



Page: 27/31



0D4Ch

Standby (Display OFF)

**R13** 



Version: 0.1 Page: 28/31

# 4. Optical specification

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>⊕</i> =0°	-	20	40	ms	Note 4
Fall	Tf	<i>H</i> =0	-	20	40	ms	
Contrast ratio	CR	At optimized	250	500	-		Note 6, 7
Contrastratio	CR	viewing	230				Note o, 1
Viewing Angle							
Тор			70	80	-		
Bottom		CR≧10	70	80	-	deg.	Note 8
Left			70	80	-		
Right			70	80			
Brightness	Y <sub>L</sub>	<i>θ</i> =0°	200	300	-	cd/m <sup>2</sup>	Note 9
\\/hito Chromoticity	Х	<i>θ</i> =0°	0.27	0.32	0.37		
White Chromaticity	у	<i>θ</i> =0°	0.31	0.36	0.41		

Note 1: Measurement is in the dark room, optical ambient temperature =25 $^{\circ}$ C, and backlight current I<sub>L</sub>=20 mA

Note 2: To be measured in the dark room.

Note 3:To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

# Note 4: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

Note 5. From liquid crystal characteristics, response time will become slower and the color of panel will become darker when ambient temperature is below  $25^{\circ}$ C.

## Note 6. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrastratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 7. White  $Vi=V_{i50} + 1.5V$ 

Black Vi=V<sub>i50</sub> ± 2.0V

"±" means that the analog input signal swings in phase with COM signal.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

<sup>&</sup>quot;+" means that the analog input signal swings out of phase with COM signal.



Version: 0.1 Page: 29/31

V<sub>i50</sub>: The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 8. Definition of viewing angle: refer to figure as below.

Note 9. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version: 0.1 Page: 30/31

# **5. Absolute Ratings of Ambient Environment**

No.	Test items	Conditions	Remark	
1	High Temperature Storage	Ta= 80°C	240Hrs	
2	Low Temperature Storage	Ta= -25°C	240Hrs	
3	High Ttemperature Operation	Ta= 60°C	240Hrs	
4	Low Temperature Operation	Ta= 0°C	240Hrs	
5	High Temperature & High	Ta= 60℃. 90% RH	240Hrs	Operation
6	Heat Shock	-25°C~80°C, 50 cycle,	2Hrs/cycle	Non-operation
7	Electrostatic Discharge	$\pm$ 200V,200pF(0 $\Omega$ ), on	ce for each	Non-operation
8	Vibration  Mechanical Shock	Stoke	tal) ±Y,±Z	Non-operation JIS C7021, A-10 condition A  Non-operation JIS C7021, A-7 condition C
10	Vibration (With Carton)  Drop (With Carton)	Random vibration: 0.015G²/Hz from 5~200Hz –6dB/Octave from 200~500Hz Height: 60cm		IEC 68-34
11	Drop (with Carton)	1 corner, 3 edges, 6	surfaces	

Note 1 : Ta: Ambient Temperature.

Note 2: In the standard condition, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



Version: 0.1 Page: 31/31

# 6. Packing Form

