(۷)	Preliminary	Specification
()	Final Specifi	cation

Module	19.0" SXGA Color TFT-LCD				
Model Name	M190EG01 V0				

Customer Date	Checked & Date Approved by
	<u>CC Chiu</u> <u>Nov 7, 2005</u>
Approved by	Prepared by
	Belinda Chen Nov 7, 2005
Note: This Specification is subject to change without notice.	Desktop Display Business Group / AU Optronics corporation

document version 0.4



Contents

1. Handling Precautions	6
2. General Description	7
2.1 Display Characteristics	8
3. Functional Block Diagram	14
4. Absolute Maximum Ratings	15
4.1 Absolute Ratings of TFT LCD Module	15
4.2 Absolute Ratings of Backlight Unit	15
4.3 Absolute Ratings of Environment	15
5. Electrical characteristics	17
5.1 TFT LCD Module	17
5.2 Backlight Unit	18
6. Signal Characteristic	19
6.1 Pixel Format Image	19
6.2 The Input Data Format	20
6.4 Interface Timing	22
6.5 Power ON/OFF Sequence	24
7. Connector & Pin Assignment	25
7.1 TFT LCD Module	25
7.2 Backlight Unit	26
8. Reliability Test	27
9. Shipping Label	28
10. Mechanical Characteristic	



Record of Revision

Ver	sion & Date	Page		0	ld Des	cripti	on					N	lew	Des	cri	pti	on		Remark		
0.1	2005/8/14	All	First Edition for Customer																		
0.2	2005/9/06	6	Active Area 396 (H) x 324 (V)			1	Active Area 396.32 (H) x 301.056 (V)					Revised									
		6	Power Consumption TBD W(Typ)				wer C W(T		ımpt	ion				Add							
		6	Weig 2,700	ght 0(Ma	x)							eight 500 (7	Гур)	; 2,7	'00(Ма	x)		Add		
		7	Resp	Response time			Ri Fa Ri	spons sing Iling sing+ Iling	e time	Э		15 5 20	1	5 5 0	Add						
			5.2 B	ackligl	ht Unit							D1-	l'I- 4 I	114							
						. Ignitio CFL, Ta	n Voltage a= 0)	1500					C	Back CFL Igr (ViCFL	nition V , Ta= 0	oltage)					
		16	CCFL Ignition Voltage (ViCF, Ta= 25)		1160						CCFL Ign (ViCF, T		·)	130			700	Add			
				CFL Ope			TE	3D	TE	3D	CCFL Opera Voltage (VC			L)		(353 @7.5 nA	796 @ 3mA			
				CCFL Posumptio	ower n(PCFL)		TE	3D	TE	BD		OCFI onsum						20.56			
						•	•	•			6.4.1 Timing Characteristics										
			611	Timin	ning Characteristics					Item	Symbo	Min	Тур	Max	Unit						
			0.4.1		y Charac	tensu	US				С	ata CLK	Tclk	30	54	83	MHz				
			Signal	Item	Symbo	ı n	Min T	ур	Max	Unit		Period	Th	720	844	1024	Tclk				
			Vertical	Period	Tv	1	035	-	2048	Th	H-sect	on Display	Tdisp(h	640	640	640	Tclk				
				Active	Tdisp(v) 1	024 10	024	1024	Th		Area)								
	20		Section	Blanking	Tbp(v)+Tfp(v)	+PWvs	11	-	1024	Th	V-secti	Period on Display	Tv Tdisp(v	1035	1066	1024			Revised		
				Period	Th	7	720	-	1024	Tclk		Area)	1021	.02.	1021					
			Horizontal	Active	Tdisp(h)	640 6	40	640	Tclk	Fr	ame Rate	F	50	60	75	Hz				
			Section			80	-	384	Tclk												

document version 0.4 3/30



M190EG01 V0

AU OPTRONICS CORPORATION

Version & Date	Page	Old Description	New Description	Remark
	23	6.5 Power ON/OFF Sequence Paramete Value Min. Typ. Max.	6.5 Power ON/OFF Sequence Value Min. Typ. Max.	revised
	24	7.2.1 Signal for Lamp connector Pin No. Input Color 1 Hot1 Pink 2 Cold1 White 1 Hot2 Pink 2 Cold2 White	7.2.1 Signal for Lamp connector Pin No. Input Color 1 Hot1 Pink 2 Cold1 Black 1 Hot2 Blue 2 Cold2 White	Revised
0.3 2005/10/24	16	Logic/LCD Drive Voltage Load Capacitance 20uF	Logic/LCD Drive Voltage ±10%	Revised
	16	IDD(Input Current) Typ =TBD Max=TBD	IDD(Input Current) Typ =1.5A Max=1.7A	Modified
	16	PDD(VDD Power) Typ =TBD Max=TBD	PDD(VDD Power) Typ =7.5W Max=9.0W	Modified
	16	Irush(Inrush Current) Max=TBD	Irush(Inrush Current) Max=3.0A	Modified
	16	Note 2: Measurement conditions: VDD rising time 0.5ms	Note 2: Measurement conditions: VDD rising time 470 us	Modified
	23	6.5 Power ON/OFF Sequence Parameter Value	6.5 Power ON/OFF Sequence Parametel Win. Typ. Max.	Revised

document version 0.4 4/30



Product Specification AU OPTRONICS CORPORATION

M190EG01 V0

Version & Date Page		Old Description	New Description	Remark
		2.1 Display Characteristics Contrast Ratio: 1000:1(typ)	2.1 Display Characteristics Contrast Ratio: 1300:1(typ)	
2.2		2.2 Optical Characteristics Contrast Ratio: 1000:1(typ) 700:1 (min)	2.2 Optical Characteristics Contrast Ratio: 1300:1(typ) 1000:1 (min)	

document version 0.4

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CCFL in it is supplied by Limited Current Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

document version 0.4 6/30



M190EG01 V0

AU OPTRONICS CORPORATION

2. General Description

M190EG01 V0 is a Color Active Matrix Liquid Crystal Display composed of a TFT-LCD panel, a driver circuit, and backlight system. The screen format is intended to support the SXGA (1280(H) x 1024(V)) screen and 16.7M colors (RGB 8-bits data). All input signals are LVDS interface compatible. Inverter card of backlight is not included. M190EG01 V0 is designed for a display unit of personal computer.

document version 0.4 7/30



2.1 Display Characteristics

The following items are characteristics summary on the table under 25 condition:

Items	Unit	Specifications
Screen Diagonal	[mm]	482.6 (19.0")
Active Area	[mm]	376.32 (H) x 301.056 (V)
Pixels H x V		1280(x3) x 1024
Pixel Pitch	[mm]	0.294 (per one triad) x 0.294
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally Black
White Luminance	[cd/m ²]	300 (center, Typ) @ 7.5mA
Contrast Ratio		1300 : 1 (Typ)
Optical ResponseTime	[msec]	8ms GTG (Avg. Typ.); 20 ms(Typ, on/off)
Nominal Input Voltage VDD	[Volt]	+5.0 V
Power Consumption	[Watt]	28 W (Typ) (w/o Inverter, All white pattern)
Weight	[Grams]	2500 (Typ) ; 2700 (Max)
Physical Size (H x V x D)	[mm]	396 (H) x 324 (V) x 17.5 (D) (Typ)
Electrical Interface		Dual channel LVDS
Surface Treatment		Hard-coating (3H), Non-Glare treatment
Support Color		16.7M colors (RGB 8-bit data)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

document version 0.4 8/30



2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25 (Room Temperature):

Item	Unit	Conditions		Min.	Тур.	Max.	Note
Viewing Angle	[degree]	Horizontal CR = 10	(Right) (Left)	75 75	89 89	-	1
Viewing Angle	[uegree]	Vertical CR = 10	(Up) (Down)	75 75	89 89	-	'
Luminance Uniformity	[%]	9 Points		75	80	-	2, 3
		Rising			15	25	4,6
Response time	[maga]	Falling			5	15	4,6
Response time	[msec]	Rising + Fall	Rising + Falling			40	4,6
		Grey to Grey	/ (Avg.)	-	8	16	4,6
		Red x	0.617	0.647	0.677	4	
		Red y	0.31	0.34	0.37		
		Green x	0.263	0.293	0.323		
Color / Chromaticity Coordinates		Green y	0.571	0.601	0.641		
(CIE 1931)		Blue x	0.112	0.142	0.172		
		Blue y	0.037	0.067	0.099		
		White x	0.283	0.313	0.34		
		White y		0.299	0.329	0.359	
White Luminance (At CCFL= 7.5mA)	[cd/m ²]			240	300	-	4
Contrast Ratio				1000	1300	-	4
Cross Talk (At 75Hz)	[%]			-	-	1.5	5
Flicker	[dB]			-	-	-20	7


Optical Equipment: BM-5A, PR880, SR3, CS1000 or equivalent.

document version 0.4 9/30




Note 1: Definition of viewing angle

Viewing angle is the measurement of contrast ratio 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° () horizontal left and right and 90° () vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



Note 2: 9 points position



Note 3: The luminance uniformity of 9 points is defined by dividing the maximum luminance values by the minimum test point luminance

W9 = Minimum Luminance of 9 points

Maximum Luminance of 9 points


document version 0.4 10/30



AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.




Note 5: Definition of Cross Talk (CT) $CT = |YB - YA|/YA \times 100 (\%)$

Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)




document version 0.4 11/30



AU OPTRONICS CORPORATION

Note 6: Definition of response time:




Algorithm:

Level A - Level B \geq 16 then the average of Grey-to-Grey response time is 8ms. (F= 60 Hz).


 $Tr_R(rising\ time;\ from\ "All\ Black"\ to\ "All\ White") + Tr_F(Falling\ time;\ from\ "All\ White"\ to\ "All\ Black") = 20ms(typ).$

document version 0.4 12/30

Note 7: Subchecker Pattern



Method: Record dBV & DC value with (WESTAR)TRD-100




Flicker (dB) = $20 \log \frac{AC \text{ Level(at 30 Hz)}}{DC \text{ Level}}$

document version 0.4 13/30



3. Functional Block Diagram

The following diagram shows the functional block of the 19.0 inches Color TFT-LCD Module:



document version 0.4 14/30



4. Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min.	Max.	Unit	Conditions
Logic/LCD Drive	VDD	-0.3	+6	[Volt]	Note 1, 2
Voltage	۷۵۵	-0.5	10	[voit]	Note 1, 2

4.2 Absolute Ratings of Backlight Unit

Item Symbol		Min.	Max.	Unit	Conditions	
CCFL Current	ICFL	-	8	[mA] rms	Note 1, 2	

4.3 Absolute Ratings of Environment

Item	Symbol	Min.	Max.	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	
Operation Humidity	HOP	5	90	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 5
Storage Humidity	HST	5	90	[%RH]	


document version 0.4 15/30



Note 1: With in Ta= 25

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



document version 0.4 16/30



5. Electrical characteristics

5.1 TFT LCD Module


5.1.1 Power Specification


Input power specifications are as follows:

Symble	Parameter	Min.	Тур.	Max.	Unit	Condition
VDD	Logic/LCD Drive Voltage	4.5	5.0	5.5	[Volt]	±10%
IDD	Input Current	-	1.50	1.70	[A]	VDD= 5.0V, All Black Pattern At 75Hz
PDD	VDD Power	-	7.5	9.0	[Watt]	VDD= 5.0V, All Black Pattern At 75Hz , Note 1
IRush	Inrush Current	-	-	3	[A]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	VDD= 5.0V, All Black Pattern At 75Hz

Note 1: The variance of VDD power consumption is ±10%.

Note 2: Measurement conditions:





document version 0.4 17/30

5.2 Backlight Unit

Parameter guideline for CCFL Inverter is under stable conditions at 25 (Room Temperature):

Parameter	Min.	Тур.	Max.	Unit	Condition
CCFL Standard Current(ISCFL)	7.0	7.5	8.0	[mA] rms	Note 2
CCFL Operation Current(IRCFL)	3.0	7.5	8.0	[mA] rms	Note 2
CCFL Frequency(FCFL)	40	60	80	[KHz]	Note 3,4
CCFL Ignition Voltage(ViCFL, Ta= 0)	1690	-	-	[Volt] rms	Note 5
CCFL Ignition Voltage(ViCF, Ta= 25)	1300	-	-	[Volt] rms	Note 5
CCFL Operation Voltage (VCFL)	1	653 @7.5mA	796 @3mA	[Volt] rms	Note 6
CCFL Power Consumption(PCFL)	-	19.6	20.56	[Watt]	Note 6
CCFL Life Time(LTCFL)	40,000	50,000	-	[Hour]	Note 7

Note 1: Typ. are AUO recommended design points.

- *1 All of characteristics listed are measured under the condition using the AUO test inverter.
- *2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- *3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
- *4 Generally, CCFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
- *5 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
- Note 2: CCFL standard current is measured at 25±2
- Note 3: CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 4: The frequency range will not affect to lamp life and reliability characteristics.
- Note 5: CCFL inverter should be able to give out a power that has a generating capacity of over 1,690 voltage. Lamp units need 1,690 voltage minimum for ignition.
- Note 6: The variance of CCFL power consumption is $\pm 10\%$. Calculator value for reference (ISCFL × VCFL × 4 = PCFL)
- Note 7: Definition of life: brightness becomes 50% or less than the minimum luminance value of CCFL. The typical life time of CCFL is on the condition at 7.5 mA lamp current.

document version 0.4 18/30



6. Signal Characteristic

6.1 Pixel Format Image


Following figure shows the relationship of the input signals and LCD pixel format.

		0			1			1:	27	9	12	280	0
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
							•		1			!	
							· ·						
	Ĺ,				'		ı		'			<u>'</u>	
1024th Line	R	G	В	R	G	В		R	G	В	R	G	В

document version 0.4 19/30



6.2 The Input Data Format



Note1: Normally, DE, VS, HS on EVEN channel are not used.

Note2: Please follow PSWG.

Note3: 8-bit in

document version 0.4 20/30



6.3 Signal Description

The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels


while the second LVDS port(RxExxx) transmits even pixels.

PIN#	SIGNAL NAME	DESCRIPTION
1	RxOIN0-	Negative LVDS differential data input (Odd data)
2	RxOIN0+	Positive LVDS differential data input (Odd data)
3	RxOIN1-	Negative LVDS differential data input (Odd data)
4	RxOIN1+	Positive LVDS differential data input (Odd data)
5	RxOIN2-	Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
6	RxOIN2+	Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
7	VSS	Power Ground
8	RxOCLKIN-	Negative LVDS differential clock input (Odd clock)
9	RxOCLKIN+	Positive LVDS differential clock input (Odd clock)
10	RxOIN3-	Negative LVDS differential data input (Odd data)
11	RxOIN3+	Positive LVDS differential data input (Odd data)
12	RxEIN0-	Negative LVDS differential data input (Even data)
13	RxEIN0+	Positive LVDS differential data input (Even data)
14	VSS	Power Ground
15	RxEIN1-	Negative LVDS differential data input (Even data)
16	RxEIN1+	Positive LVDS differential data input (Even data)
17	VSS	Power Ground
18	RxEIN2-	Negative LVDS differential data input (Even data)
19	RxEIN2+	Positive LVDS differential data input (Even data)
20	RxECLKIN-	Negative LVDS differential clock input (Even clock)
21	RxECLKIN+	Positive LVDS differential clock input (Even clock)
22	RxEIN3-	Negative LVDS differential data input (Even data)
23	RxEIN3+	Positive LVDS differential data input (Even data)
24	VSS	Power Ground
25	VSS	Power Ground
26	NC	No Connection (for AUO test)
27	VSS	Power Ground
28	VCC	+5.0V Power Supply
29	VCC	+5.0V Power Supply
30	VCC	+5.0V Power Supply

document version 0.4



Note1: Start from left side



Note2: Input signals of odd and even clock shall be the same timing.

Note3: Please follow PSWG.

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS82DGG (Texas Instruments) or equivalent.


ŀ	tem	Symbol	Min	Тур	Max	Unit
Data CLK		Tclk	30	54	83	MHz
H-section	Period	Th	720	844	1024	Tclk
	Display Area	Tdisp(h)	640	640	640	Tclk
\/ agation	Period	Tv	1035	1066	2048	Th
V-section	Display Area	Tdisp(v)	1024	1024	1024	Th
Fran	ne Rate	F	50	60	75	Hz

Note: DE mode only

document version 0.4 22/30



6.4.2 Timing Digram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Parameter		Value	Unit	
Farameter	Min.	Тур.	Max.	Offic
T1	0.5	-	10	[ms]
T2	0	-	50	[ms]
Т3	200	-	-	[ms]
T4	200	-	-	[ms]
T5	0	16	50	[ms]
T6	-	-	10	[ms]
Т7	500	-	-	[ms]

Note: The values of the table are follow PSWG.

document version 0.4 24/30



AU OPTRONICS CORPORATION

7. Connector & Pin Assignment

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

7.1.1 Connector

Connector Name / Designation	Interface Connector / Interface card
Manufacturer	JAE or compatible
Type Part Number	FI-XB30SSL-HF15
Mating Housing Part Number	FI-X30HL

7.1.2 Pin Assignment

Pin#	Signal Name	Pin#	Signal Name
1	RxOIN0-	2	RxOIN0+
3	RxOIN1-	4	RxOIN1+
5	RxOIN2-	6	RxOIN2+
7	VSS	8	RxOCLKIN-
9	RxOCLKIN+	10	RxOIN3-
11	RxOIN3+	12	RxEIN0-
13	RxEIN0+	14	VSS
15	RxEIN1-	16	RxEIN1+
17	VSS	18	RxEIN2-
19	RxEIN2+	20	RxECLKIN-
21	RxECLKIN+	22	RxEIN3-
23	RxEIN3+	24	VSS
25	VSS	26	NC
27	VSS	28	VCC
29	VCC	30	VCC

document version 0.4 25/30



AU OPTRONICS CORPORATION

7.2 Backlight Unit

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	Lamp Connector / Backlight lamp
Manufacturer	JST
Type Part Number	BHSR-02VS-1
Mating Type Part Number	SM02B-BHSS-1-TB

7.2.1 Signal for Lamp connector

	Connector No.	Pin No.	Input	Color	Function
Upper CN2	1	Hot1	Pink	High Voltage	
	CNT	2	Cold1	Black	Low Voltage
	CNIO	1	Hot2	Blue	High Voltage
	CIN2	2	Cold2	White	Low Voltage

	Connector No.	Pin No.	Input	Color	Function
CN3 Lower CN4	1	Hot1	Pink	High Voltage	
	CNS	2	Cold1	Black	Low Voltage
	CNIA	1	Hot2	Blue	High Voltage
	CN4	2	Cold2	White	Low Voltage

document version 0.4 26/30



8. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50 , 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50 , 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0 , 300hours	
High Temperature Storage (HTS)	Ta= 60 , 300hours	
Low Temperature Storage (LTS)	Ta= -20 , 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 G Wave: Random Frequency: 10 - 200 - 10 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Drop Test	Height: 60 cm, package test	
Thermal Shock Test (TST)	-20 /30min, 60 /30min, 100 cycles	1
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
CCD (Clastra Statia Diagharga)	Contact Discharge: \pm 8KV, 150pF(330 Ω) 1sec, 8 points, 25 times/ point.	_ 2
ESD (ElectroStatic Discharge)	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	2
Altitude Test	Operation:10,000 ft Non-Operation:30,000 ft	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20 to 60, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.


Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.

document version 0.4 27/30



9. Shipping Label


The shipping label format is shown as below.



document version 0.4 28/30



10. Mechanical Characteristic




document version 0.4 29/30



AU OPTRONICS CORPORATION







document version 0.4 30/30