

A025DN01 V9 Product Spec	Version	0.2
	Page	1/60

# **CUSTOMER APPROVAL SHEET**

	Company Name	
	MODEL	
	CUSTOMER	Title:
	APPROVED	Name :
AUO PM: P/N: Comm	APPROVAL FOR SPECIFICAT CUSTOMER REMARK:	TIONS ONLY (Spec. Ver) TIONS AND ES SAMPLE (Spec. Ver) TIONS AND CS SAMPLE (Spec. Ver)

1 Li-Hsin Rd. 2. Science-Based Industrial Park Hsinchu 300, Taiwan, R.O.C. Tel: +886-3-500-8899

Fax: +886-3-577-2730



A025DN01 V9 Product Spec	Version	0.2
	Page	2/60

Doc. version:	0.2
Total pages:	60
Date:	2009/04/22

# Product Specification 2.5" COLOR TFT-LCD MODULE

MODEL NAME: A025DN01 V9

< ◆ > Preliminary Specification

< > Final Specification

Model Name: A025DN01 V9

Planned Lifetime: From 2009/Sep To 2010/Sep
Phase-out Control: From 2010/April To 2010/Sep
EOL Schedule: 2010/July

Note: The content of this specification is subject to change without prior notice.

© 2009 AU Optronics All Rights Reserved, Do Not Copy.



A025DN01 V9 Product Spec	Version	0.2
	Page	3/60

# **Record of Revision**

Version	Revise Date	Page	Content
0.0	2009/04/22		First draft
0.1	2009/07/21		Update Packing form
0.2	2009/09/15		Update viewing angle spec
		·	
	5		



A025DN01 V9 Product Spec	Version	0.2
	Page	4/60

# **Contents**

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	
2. Absolute maximum ratings	10
3. Electrical characteristics	
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.2 Electrical characteristics (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	
3.4 LED driving conditions	
Input timing AC characteristic	13
5. Input timing format	14
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	14
5.2 UPS052 timing	17
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refe	er to Fig.4 Fig.5)17
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer	to Fig.4 Fig.5)17
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to	<b>Fig.4 Fig.5)</b> 18
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to F	i <b>g.4 Fig.5)</b> 18
5.3 CCIR656 Timing	21
5.3.1 CCIR656 decoding	
5.3.2 CCIR656 NTSC	
5.3.3 CCIR656 PAL	22
5.4 YUV 720 and YUV 640 timing	23
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	23
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	23
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	24
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	24
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	27
6. Serial control interface AC characteristic	28
6.1 Timing chart	28
6.2 The configuration of serial data at SDA terminal is at below	29
6.3 Register table	30
6.4 Register description	31
C. Optical specification (Note 1,Note 2, Note 3 )	44
D. Reliability test items	46
E. Packing form	48
F. Outline dimension	49

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V9 Product Spec	Version	0.2
	Page	5/60

Application note	50
1. Application circuit	50
1.1 With internal LED driver circuit	50
1.2 With external LED driver circuit	51
2. Power on/off sequence	
2.1 Power on (Standby Disabling)	52
3.2 Power off (Standby Enabling)	53
3. Recommended power on/off serial command settings	54
3.1 UPS051	54
3.2 UPS052 320 mode	55
3.3 UPS052 360 mode	56
3.4 CCIR656	
3.5 YUV 720	58
3.6 YUV 640	59
4. Power generation circuit	60



A025DN01 V9 Product Spec	Version	0.2
	Page	6/60

# A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution ( dot )	960(W) x 240(H)	
2	Active area ( mm )	49.92 x 37.44	4
3	Screen size (inch)	2.457 (Diagonal)	44
4	Dot pitch ( um )	52 x 156	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	59.63 x 43.7 x 2.7	Note 1
7	Weight (g)	TBD	1
8	Panel surface treatment	Hard coating	1

Note 1: Refer to F. Outline Dimension



A025DN01 V9 Product Spec	Version	0.2
	Page	7/60

# **B.** Electrical specifications

# 1. Pin assignment

Pin no	Symbol	I/O	I/O Structure	Description	Remark
	Symbol VCOM	1/0	I/O Structure	Description  Description	nemark
1		1	- Turn a 0	Panel common voltage	
2	CS	1	Type 3	Serial command enable	
3	SDA	l I	Type 2	Serial command data input	
4	SCL	I	Type 1	Serial command clock input	
5	HSYNC	l l	Type 1	Horizontal sync input	
6	VSYNC	l	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1 Data input		
15	D0	I	Type 1 Data input; LSB		
16	GND	Р	4-	Ground for digital circuit	
17	VDD	Р	( ) Y-	System power	3.0V~3.6V
18	DVDD	C	J -	Power setting capacitor connect pin	
19	V1	C	-	Power setting capacitor connect pin	
20	V2	С	-	Power setting capacitor connect pin	
21	V3	С	-	Power setting capacitor connect pin	
22	V4	С	-	Power setting capacitor connect pin	
23	VDD2	С	-	Power setting capacitor connect pin	
24	V5	С	-	Power setting capacitor connect pin	
25	V6	С	-	Power setting capacitor connect pin	
26	VDD3	С	-	Power setting capacitor connect pin	
27	VDD5	С	-	Power setting capacitor connect pin	
28	V7	С	-	Power setting capacitor connect pin	
29	V8	С	-	Power setting capacitor connect pin	
30	VGH	С	-	Power setting capacitor connect pin	
31	VGL	С	-	Power setting capacitor connect pin	
32	AGND	Р	-	Ground for analog circuit	


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V9 Product Spec	Version	0.2
	Page	8/60

33	FRP	0	Type 4	Frame polarity output for VCOM	
34	COMDC	0	Type 5	VCOM DC voltage output pin	
35	VCAC	С	-	Power setting capacitor for VCOM AC	
36	DRV	Р	-	VLED boost transistor driving signal	
37	VLED	Р	Type 6	LED power anode	
38	FB	Р	Type 7 LED power cathode		
39	VCOM	Ī	-	- Panel common voltage	

 $I: Input, \, O: \, Output, \, C: \, Capacitor, \, P: \, Power, \, D: \, Dummy$   $Note: \, Definition \, of \, scanning \, direction, \, Refer \, to \, figure \, as \, below: \, Capacitor \, Ca$ 








A025DN01 V9 Product Spec	Version	0.2
	Page	9/60


#### I/O Pin Structure:


Pull high/low resistor is  $\textbf{700k}\,\Omega$ 





















A025DN01 V9 Product Spec	Version	0.2
	Page	10/60

# 2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	٧	1
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	Opp.
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8		
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
Chara Dura	V2	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	V	
voltage	° V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70	$^{\circ}\!\mathbb{C}$	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



A025DN01 V9 Product Spec	Version	0.2
	Page	11/60

#### 3. Electrical characteristics

#### 3.1 Recommended operating conditions (GND=AGND=0V)

Iter	n	Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	$V_{IH}$	0.7* VDD	-	VDD	٧	4.4
Signal	L Level	$V_{IL}$	GND	-	0.3* VDD	٧	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

#### 3.2 Electrical characteristics (GND=AGND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	$I_{DD}$	V 0.0V		8.2	10	\	Note 1
for V <sub>DD</sub>	$I_{DD(STANDBY)}$	$V_{DD}=3.3V$		0.08	0.15	mA	Note 1
DC DC valtage	$V_{GH}$	$V_{DD}=3.3V$	14.5	15	15.5	٧	Note 2
DC-DC voltage	$V_{GL}$	$V_{DD}=3.3V$	-10.5	-10	-9.5	٧	Note 2
VCOM voltage	$V_{CAC}$	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
VCOM voltage	$V_{\text{CDC}}$	-	-0.3	-0.15	0	٧	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2:  $V_{GH}$  and  $V_{GL}$  are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V<sub>CDC</sub> could be adjusted, so as to minimize flicker and maximum contrast on each module.



A025DN01 V9 Product Spec	Version	0.2
	Page	12/60

#### 3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Din nome	Recommended value	Withstanding
Pin name	of capacitors (μF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

#### 3.4 LED driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current			25	30	mA	
LED voltage	V		3.2	3.5	V	1pc LED
Feedback voltage	$V_{FB}$	-	0.6	-	V	

Note1: If using LCD internal LED driver controller the maximum setting should be 25mA. Ta=25℃





A025DN01 V9 Product Spec	Version	0.2
	Page	13/60

# 4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
CLK time	t <sub>DCLK</sub>	33	-	188	ns	4
DCLK width	t <sub>cw</sub>	16.5	-	94	ns	D <sub>cw</sub> =50%
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t <sub>DCLK</sub>	
VSYNC width	Tvsw	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6H		





t<sub>H</sub> means: HSYNC period



A025DN01 V9 Product Spec	Version	0.2
	Page	14/60

# 5. Input timing format

### 5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t <sub>DCLK</sub>	13.5	27	27.19	MHz	
	Period		t <sub>H</sub>	1024	1716	1728	t <sub>DCLK</sub>	A 4
	Display period		t <sub>hd</sub>	960			t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	50	70	255	t <sub>DCLK</sub>	Note 1
	Front porch		t <sub>hfp</sub>	14	686	718	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	t <sub>hbp</sub> - 1	t <sub>DCLK</sub>	)
	Period	Odd	t <sub>V</sub>	242.5	262.5	450.5		
		Even		242.5	202.5	450.5	ŧн	
	Display period	Odd	+ .		240	J.C.	,	
	Display period	Even	t <sub>vd</sub>	240			t <sub>H</sub>	
	Back porch	Odd	+ .	1	21	31	t <sub>H</sub>	Note 2
VSYNC	Back porch	Even	$t_{vbp}$	1.5	21.5	31.5	чн	Note 2
	Eront porch	Odd	+	1.5	1.5	179.5	+	
	Front porch	Even	t <sub>vfp</sub>	1	1	179	t <sub>H</sub>	
	Pulse width	Odd	+	1.4	1 +	6 +		
		Even	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6 t <sub>H</sub>	_	
	1 frame			485	525	901	t <sub>H</sub>	

Note 1: The t<sub>hbp</sub> time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The  $t_{vbp}$  time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.







Fig.3 UPS051 Input Vertical Timing Chart

A025DN01 V9 Product Spec	Version	0.2
	Page	16/60



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025DN01 V9 Product Spec	Version	0.2
	Page	17/60

#### 5.2 UPS052 timing

#### 5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency			1/t <sub>DCLK</sub>	20.54	24.535	30	MHz	
	Period		t <sub>H</sub>	1306	1560	1907	t <sub>DCLK</sub>	
	Display period		t <sub>hdisp</sub>	-	1280	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	2	241	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>	25	39	372	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
	Period	Odd Eve	t <sub>V</sub>	242.5	262.5	450.5	t <sub>H</sub>	
	Display period	Odd Eve	t <sub>vdisp</sub>	-	240	-	t <sub>H</sub>	
	Back porch	Odd	+	1	21	31	+	
VSYNC	back porch	Eve	t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	
	Front porch	Odd	+	1.5	1.5	179.5	+	
	Front porch	Eve	t <sub>vfp</sub>	1	71	179	t <sub>H</sub>	
	Pulse width	Odd Eve	t <sub>vsw</sub>	4	1	200	t <sub>DCLK</sub>	
	1 frame	•		485	525	901	t <sub>H</sub>	

# 5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter			Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency			1/t <sub>DCLK</sub>	20.4	24.375	30	MHz	
	Period	4	t <sub>H</sub>	1306	1560	1920	t <sub>DCLK</sub>	
	Display period	A.F.	t <sub>hdisp</sub>	-	1280	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	3	241	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>	24	39	385	t <sub>DCLK</sub>	
شر	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
	Period	Odd Eve	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
0	Display period	Odd Eve	t <sub>vdisp</sub>	-	288	-	t <sub>H</sub>	
	Back porch	Odd	+	3	24	34	+	
VSYNC	Баск рогоп	Eve	t <sub>vbp</sub>	3.5	24.5	34.5	t <sub>H</sub>	
	Front porch	Odd	+.	1.5	0.5	128.5	t <sub>H</sub>	
	Tront porch	Eve	t <sub>vfp</sub>	1	0	128	ч	
	Pulse width	Odd Eve	t <sub>vsw</sub>	1	1	200	t <sub>DCLK</sub>	
	1 frame	П		585	625	901	t <sub>H</sub>	



A025DN01 V9 Product Spec	Version	0.2
	Page	18/60

# 5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)


	_				_				
	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Fre	quency		1/t <sub>DCLK</sub>	23	27	30	MHz		
	Period		t <sub>H</sub>	1466	1716	1907	t <sub>DCLK</sub>		
	Display period		t <sub>hdisp</sub>	-	1440	-	t <sub>DCLK</sub>		
HSYNC	Back porch		t <sub>hbp</sub>	2	241	255	t <sub>DCLK</sub>	A 4	
	Front porch		t <sub>hfp</sub>	24	35	212	t <sub>DCLK</sub>		
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>		
	Period	B	Odd		040.5	060 5	262.5 450.5		
		Even	t <sub>V</sub>	242.5	202.5	450.5	t <sub>H</sub>		
	Display period	Odd	tudion		040				
		Even		-	240	-	t <sub>H</sub>		
	Odd		+	1	21	31	<b>.</b>		
VSYNC	Back porch	Even	t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>		
	Front norch	Odd	+	1.5	1.5	179.5	t <sub>H</sub>		
	Front porch	Even	t <sub>vfp</sub>	1	1-	179			
	Dulas width	Odd		1		200			
	Pulse width	Even	t <sub>vsw</sub>	1		200	t <sub>DCLK</sub>		
	1 frame			485	525	901	t <sub>H</sub>		

# 5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency		1/t <sub>DCLK</sub>	23	27	30	MHz		
	Period		t <sub>H</sub>	1466	1728	1920	t <sub>DCLK</sub>	
	Display period	A	t <sub>hdisp</sub>	1	1440	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	3	241	255	t <sub>DCLK</sub>	
	Front porch	y	t <sub>hfp</sub>	24	47	225	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
	Period	Odd	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
		Even						
4	Display period	Odd	t <sub>vdisp</sub>	-	288	-	t <sub>H</sub>	
		Even	valop					
	Dools novel	Odd	+	3	24	34		
VSYNC	Back porch	Even	$t_{vbp}$	3.5	24.5	34.5	t <sub>H</sub>	
		Odd		1.5	0.5	128.5		
	Front porch	Even	$t_{vfp}$	1	0	128	t <sub>H</sub>	
	Odd			,	_	222		
	Pulse width	Even	t <sub>vsw</sub>	1	1	200	t <sub>DCLK</sub>	
	1 frame	1		585	625	901	t <sub>H</sub>	



A025DN01 V9 Product Spec	Version	0.2
	Page	19/60




UPS052 Input Horizontal Timing Chart



Fig.5 UPS052 Input Vertical Timing Chart


A025DN01 V9 Product Spec	Version	0.2
	Page	20/60





A025DN01 V9 Product Spec	Version	0.2
	Page	21/60

#### 5.3 CCIR656 Timing



#### Fig.6 CCIR656 Data input format

#### 5.3.1 CCIR656 decoding

• FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field

<XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \oplus H$   $P2=F \oplus H$   $P1=F \oplus V$   $P0=F \oplus V \oplus H$   $\oplus$ : represents the exclusive-OR function

• Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.


Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB) D6 D5 D4 D3 D2 D1 D0(LSE							D0(LSB)
1	F	٧	H	P3	P2	P1	P0



A025DN01 V9 Product Spec	Version	0.2
	Page	22/60


#### 5.3.2 CCIR656 NTSC



	Line	F	٧	Н	Н			
	Number	L	V	(EAV)	(SAV)			
	1-3	1	1	1	0			
)	4-22	0	1	1	0			
	23-262	0	0	1	0			
)	263-265	0	1	1	0			
	266-285	1	1	1	0			
)	286-525	1	0	1	0			

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

#### 5.3.3 CCIR656 PAL



Line	F	V	Н	Н
Number	Г	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A025DN01 V9 Product Spec	Version	0.2
	Page	23/60

# 5.4 YUV 720 and YUV 640 timing

# 5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period	Period		1476	1716	1907	t <sub>DCLK</sub>	4
	Display period		t <sub>hdisp</sub>	-	1440	-	t <sub>DCLK</sub>	A 4
HSYNC	Back porch	Back porch		2	240	255	t <sub>DCLK</sub>	
	Front porch	Front porch		34	36	212	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	D. de d	Odd		040.5	060 F	040.5	. (2)	
	Period	Even	t <sub>V</sub>	242.5	262.5	240.5	tH	
		Odd	t <sub>vdisp</sub>	-	240	-		
	Display period	Even					t <sub>H</sub>	
	Dealement	Odd	+	1	21	31		
VSYNC	Back porch	Even	- t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	
	F	Odd		1.5	1.5	179.5		
	Front porch	Even	t <sub>vfp</sub>	1	7 1	179	t <sub>H</sub>	
	D. Lean Calife	Odd						
	Pulse width	Even	t <sub>vsw</sub>		1	-	t <sub>DCLK</sub>	
	1 frame			485	525	901	t <sub>H</sub>	

# 5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	DCLK Frequency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period		t <sub>H</sub>	1476	1728	1920	t <sub>DCLK</sub>	
	Display period		t <sub>hdisp</sub>	-	1440	-	t <sub>DCLK</sub>	
HSYNC	Back porch	<i>y</i>	t <sub>hbp</sub>	2	240	255	t <sub>DCLK</sub>	
	Front porch	Front porch			48	225	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
A	Period	Odd Even	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
20)	Display period	Odd Even	t <sub>vdisp</sub>	-	288	-	t <sub>H</sub>	
7	David a said	Odd		3	24	34		
VSYNC	Back porch	Even	$t_{vbp}$	3.5	24.5	34.5	t <sub>H</sub>	
	Fuent negati	Odd	+	1.5	0.5	128.5		
	Front porch	Even	t <sub>vfp</sub>	1	0	128	t <sub>H</sub>	
		Odd						
	Pulse width	Even	t <sub>vsw</sub>	-	1	-	t <sub>DCLK</sub>	
	1 frame			585	625	901	t <sub>H</sub>	



A025DN01 V9 Product Spec	Version	0.2		
	Page	24/60		

#### 5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t <sub>DCLK</sub>	20.65	24.535	30	MHz	
	Period		t <sub>H</sub>	1314	1560	1907	t <sub>DCLK</sub>	
	Display period		t <sub>hdisp</sub>	-	1280	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	2	240	255	t <sub>DCLK</sub>	. 4
	Front porch		t <sub>hfp</sub>	33	40	372	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	Daviad	Odd	+	242.5	262.5	450 F		
	Period	Even	- t <sub>V</sub>		202.5	450.5	t <sub>H</sub>	
	Diamlassasiad	Odd	+	-	240			
	Display period	Even	t <sub>vdisp</sub>		240	-	t <sub>H</sub>	
	Dook norch	Odd	+ .	1	21	31		
VSYNC	Back porch	Even	t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	
	Frank name	Odd	+	1.5	1.5	179.5		
	Front porch	Even	t <sub>vfp</sub>	1	1	179	t <sub>H</sub>	
	Odd				(2)	/		
	Pulse width	Even	t <sub>vsw</sub>	-		-	t <sub>DCLK</sub>	
	1 frame			485	525	901	t <sub>H</sub>	

# 5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Freq	uency		1/t <sub>DCLK</sub>	20.5	24.375	30	MHz	
	Period	X	TH.	1314	1560	1920	t <sub>DCLK</sub>	
HSYNC	Display period		t <sub>hdisp</sub>	-	1280	-	t <sub>DCLK</sub>	
	Back porch	J.	t <sub>hbp</sub>	2	240	255	t <sub>DCLK</sub>	
	Front porch	y	t <sub>hfp</sub>	32	40	385	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	1	t <sub>DCLK</sub>	
	Period	Odd	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
	renod	Even	ιγ	202.0		400.0	ч	
	Display period	Odd	<b>†</b>	-	288	_	t <sub>H</sub>	
4	Display period	Even	t <sub>vdisp</sub>		200	_	чн	
O	Dook norch	Odd	+	3	24	34		
VSYNC	Back porch	Even	t <sub>vbp</sub>	3.5	24.5	34.5	t <sub>H</sub>	
	Fuent nevel	Odd	+	1.5	0.5	128.5		
	Front porch	Even	t <sub>vfp</sub>	1	0	128	t <sub>H</sub>	
	D. L. Calula	Odd			4			
	Pulse width	Even	t <sub>vsw</sub>	-	1	-	t <sub>DCLK</sub>	
	1 frame			585	625	901	t <sub>H</sub>	



YUV720 Input Horizontal Timing Chart

Fig.7


A025DN01 V9 Product Spec	Version	0.2
	Page	25/60

Invalid data Invalid data YUV640 Input Horizontal Timing Chart NTSC:1560/PAL:1560 NTSC:1716/PAL:1728 -1440 | Cbo| Y0|Cr0| Y1| Cb3| Y2|Cr2| Y3| When CbCr=0 and Y\_CbCr=0 When CbCr=0 and Y\_CbCr=0 Fig.8 240 240 Invalid data Invalid data  $t_{
m hsw}$  $\mathsf{t}_{\mathrm{hsw}}$ HSYNC HSYNC DCLK DCLK Data Data



Fig.9 YUV Input Vertical Timing Chart

A025DN01 V9 Product Spec	Version	0.2
	Page	26/60





A025DN01 V9 Product Spec	Version	0.2
	Page	27/60

#### 5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_{n}=1.164^{*}[(Y_{2n-1}+Y_{2n})/2-16] + 1.596^{*}(C_{rn}-128)$ 


 $G_{n=1.164}^{*}[(Y_{2n-1}+Y_{2n})/2-16] - 0.813^{*}(C_{rn}-128) - 0.392^{*}(C_{bn}-128)$ 

 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$ 




A025DN01 V9 Product Spec	Version	0.2		
	Page	28/60		

# 6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t <sub>S0</sub>	50	-	A	ns
Serial data input setup Time	t <sub>S1</sub>	50	-	7-7	ns
CS input hold Time	t <sub>H0</sub>	50		-	ns
Serial data input hold Time	t <sub>H1</sub>	50		-	ns
SCL pulse low width	t <sub>W1L</sub>	50	<b>Y</b> -	-	ns
SCL pulse high width	t <sub>w1H</sub>	50	-	-	ns
CS pulse high width	t <sub>W2</sub>	400	-	-	ns

#### 6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the rising edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025DN01 V9 Product Spec	Version	0.2		
	Page	29/60		

#### 6.2 The configuration of serial data at SDA terminal is at below

٨	<b>MSB</b>															LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
	Address	R/W			Add	ress						DA	TA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

#### Write Mode:





A025DN01 V9 Product Spec	Version	0.2
	Page	30/60

# 6.3 Register table

	Register address MSB Register data (default setting)																
No.		Re	gis	ter	ado	dres	SS		MSB	MSB Register data (default setting) LSE							
140.	<b>A</b> 6	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	<b>A</b> 0	D7	D6	D5	D4	D3	D2	D1	D0	
R0	0	0	0	0	0	0	0	0	Y_CbCr			;					
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0			١	/COM_DC (0Ah)	/		
R3	0	0	0	0	0	0	1	1				-	htness 40h)		1	<b>&gt;</b>	
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)	SE (00		NT	SC/PAL (10)	VDIR (1)	HDIR (1)	
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	PF	M_DL (011)	ITY	SHDB2 (1)	SHDB1 (1)	STB (0)	
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_C (00			A	VBLK (15h)			
R7	0	0	0	0	0	1	1	1				НВІ	_K(46h)	) "			
R8	0	0	0	0	1	0	0	0	BL_D (00		х	X	×	0	0	0	
R12	0	0	0	0	1	1	0	0	PAII (00		×	CbCr (0)	х	Vdpol (1)	Hdpol (1)	DCLKpol (0)	
R13	0	0	0	0	1	1	0	1		<b>A</b>	C		RAST_R0 40h)	GB			
R14	0	0	0	0	1	1	0	1	Х	3	<b>*</b>	SI	JB-CON (40	TRAST_R 0h)			
R15	0	0	0	0	1	1	1	1	х	1			(40				
R16	0	0	0	1	0	0	0	0					(40				
R17	0	0	0	1	0	0	0	1	X			SU	B-BRIGI (40	,			
R21	0	0	0	1	0		0	1	LE	D_ON_CY (0111)	CLE			LED_ON (11	_ 11)		
R22	0	0	0	1	0	717	1	0	X	Х	х	х	x	GAMMA2.2 (1)	х	х	
R23	0	0	0	1	0	1	1	1	Х	x GMA_V8 x x GMA_V4 (01)				01)			
R24	0	0	0	1	1	0	0	0	Х	x GMA_V25 x x GMA_V16 (10)							
R25	0	0	0	1	1	0	0	1	Х	x GMA_V48 x x GMA_V36 (10)					10)		
R26	0	0	0	1	1	0	1	0	Х	x GMA_V60 x x GMA_V (10)							

Note: 1. "x" => please set to '0'.



A025DN01 V9 Product Spec	Version	0.2
	Page	31/60


#### 6.4 Register description

#### R0:

No.	Register address MSB					MSB	B Register data						LSB			
NO.	<b>A</b> 6	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6			D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	х	VCAC(0)	VC	OM_AC	(011)

# VCOM\_AC: Common voltage AC level selection (deviation $\pm 0.1V$ )

•	VCOM_AC	;	VCAC	V-11 (10)			
D2	D1	D0	D3	Voltage (V)			
0	0	0	0	3.6			
0	0	0	1	3.7			
0	0	1	0	3.8			
0	0	1	1	3.9			
0	1	0	0	4.0			
0	1	0	1	4.1			
0	1	1	0	4.2(Default)			
0	1	1	1	4.3			
1	0	0	0	4.4			
1	0	0	1	4.5			
1	0	1	0	4.6			
1	0	1	1	4.7			
1	1	Χ	X	4.8			



# CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

# Y\_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'				
Y_CbCr='0' (Default)	Cb0         Y0         Cr0         Y1         Cb2         Y2         Cr2         Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3				
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2				




A025DN01 V9 Product Spec	Version	0.2
	Page	32/60

#### R1:

No		Re	gist	er a	ıddı	ress	\$		MSB	Register data LS					LSB
NO	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	A0	D7	D6	D6 D5 D4 D3 D2 D1				D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	Х	VCOM_DC (21h)				

#### VCOM DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.1
:	:
0Ah(Default)	0.30(Default)
:	:
3Fh	1.36



# VCDCE: VCOM\_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

#### R3:

No.		Re	gis	ter	add	res	s		MSB		Register data					LSB
140.	<b>A</b> 6	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6         D5         D4         D3         D2         D1         D0					D0	
R3	0	0	0	0	0	0	1	1	Brightness (40h)							

#### BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A025DN01 V9 Product Spec	Version	0.2
	Page	33/60

#### R4

No.		Register address					Register address MSB Register data							LSB		
NO.	<b>A</b> 6	R/W	<b>A</b> 5	Α4	А3	<b>A</b> 2	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/F	PAL(10)	VDIR(1)	HDIR(1)

#### HDIR: Horizontal scan direction setting

HDIR	Function	
0	Right to left scan	
1	Left to right scan (Default)	

#### VDIR: Vertical scan direction setting

VDIR	Function	
0	Down to up scan	e ( ) }
1	Up to down scan (Default)	

# NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	PAL	Mode						
D3	D2	wode						
0	0	PAL						
0	1	NTSC						
1	Χ	Auto detection (Default)						

# SEL: Input data timing format selection

CCIR601	YUV	SI	EL	INPUT TIMING FORMAT			
CCINOUI	100	D5	D4	INFOT TIMING FORMAL			
0	0	0	0	UPS051 (Default)			
0	0	0	1	UPS052 320 × 240			
0	0	1	Х	UPS052 360 × 240			
0	1	1	0	CCIR656			
1	1	0	Х	YUV 640(*)			
A	1	1	0	YUV 720(*)			

<sup>(\*)</sup>Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A025DN01 V9 Product Spec	Version	0.2
	Page	34/60

#### YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function				
0	RGB input ( Default)				
1	CCIR656 / YUV640 / YUV720 input.				

When this command is sent to ASIC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function	
0	Normal display (Default)	
1	Narrow Display	



Narrow=0



Narrow=1



A025DN01 V9 Product Spec	Version	0.2
	Page	35/60

#### R5:

No	Register address						ddress MSB Register data							LSB		
NO	<b>A6</b>	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	<b>D</b> 7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function	
0	Standby mode (Default)	A Y
1	Normal operation	

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM\_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function	
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1 (	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1		1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A025DN01 V9 Product Spec	Version	0.2
	Page	36/60

#### R6

No				MSB Register data					LSB							
NO	<b>A6</b>	R/W	<b>A</b> 5	<b>A</b> 4	<b>A</b> 3	<b>A2</b>	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	BLK(15h	)	

#### VBLK: Vertical blanking setting

#### UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	

#### CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	$(C)^{\gamma}$
16h	22(Default)	H (line)
1Fh	31	) '

#### UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

# LED\_CURRENT: adjust LED current

#### DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0		0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A025DN01 V9 Product Spec	Version	0.2
	Page	37/60


### R6 & R7:

No							s		MSB Register data							
140	<b>A</b> 6	R/W	Α5	Α4	<b>A3</b>	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6 D5				D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	IBLK_EN(0) LED_Current(00) VBLK(15h)						
R7	0	0	0	0	0	1	1	1		HBLK(46h)						

### HBLK\_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
Х	32h	50		UPS051
Х	46h	70(Default)	DCLK(*)	
Х	FFh	255		
Х	х	241(fixed)	DCLK(*)	UPS052
1	02h~FF	2~255	DCLK(*)	(C) Y
0	xxh	240(fixed)	DCLK(*)	YUV640, YUV720
1	02h ~ FFh	2 ~ 255	DCLK(*)	100040, 100720

<sup>\*</sup>The frequency of DCLK is different under different input timing.



### R8:

No	No. Register address						s		MSB	MSB Register data						
NO.	<b>A</b> 6	R/W	Α5	Α4	А3	<b>A</b> 2	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		Х	Х	Х	Х	Х	Х

### BL\_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A025DN01 V9 Product Spec	Version	0.2
	Page	38/60

### R12:

No.	Register address								MSB			LSB				
NO.	<b>A6</b>	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R12	0	0	0	0	1	1	0	0	PAIR(00)		Х	CbCr(0)	Х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

### DCLKpol: DCLK polarity selection


DCLKpol	Function	
0	Positive polarity (Default)	,
1	Negative polarity	

### HDpol: HSYNC polarity selection

HDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	

### VDpol: VSYNC polarity selection

VDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	





A025DN01 V9 Product Spec	Version	0.2		
	Page	39/60		

CbCr: Cb & Cr exchange position, (Please refer to the table of R0( Y\_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (\*)

PA	NR.	VBLK								
D7	D6	ODD/EVEN	Unit							
Х	0	21/21(Default)	∐ /lino\							
Х	1	21/20	H (line)							


### CCIR656/YUV640/YUV720 NTSC/PAL (\*\*)

PA	IR		VBLK ODD/EVEN					
D7	D6							
0	0	22/22						
0	1	22/23	<b>Y</b>	II (line)				
1	0	23/22		H (line)				
1	1	23/23						

<sup>(\*)</sup> The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

Note: V-blanking must be adjusted based on the input data.

#### For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.

<sup>(\*\*)</sup> The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).



A025DN01 V9 Product Spec	Version	0.2
	Page	40/60

#### R13:

No.	Register address								MSB Register data							LSB		
NO.	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1								
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)									

### CONTRAST\_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain	
00h	0	
40h	1(Default)	
FFh	3.984	0

### R14~R17:

No.		Re	gis	ter	add	res	s		MSB Register data									
NO.	A6	R/W	Α5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D6 D5 D4 D3 D2 D1							
R14	0	0	0	0	1	1	0	1	х		SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Χ		1	SUB-CC	NTRAST	_B(40h)				

### SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Re	gis	ter	add	res	s		MSB Register data									
NO.	<b>A</b> 6	R/W	Α5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D6 D5 D4 D3 D2 D1							
R15	0	0	0	0	1	1	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	7)	0	0	0	1	Х			SUB-BRI	GHTNES	S_B(40h)				

### SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A025DN01 V9 Product Spec	Version	0.2
	Page	41/60

#### R21:

No.	Register address								MSB Register data									
NO.	<b>A6</b>	A6 R/W A5 A4 A3 A2 A1 A0							D7	D6	D5	D4	D3	D2	D1	D0		
R21	0	0	0	1	0	1	0	1	LE	D_ON_C	YCLE (01	11)	LED_ON_RATIO (1111)					

LED\_ON\_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	I_RAT	10	Value
D3	D2	D1	D0	value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED\_ON\_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value		
D7	D6	D5	D4	value		
0	0	0	0	K C		
0	0	0	1	2		
0	0	1	0	3		
0	0	1	1	4		
0	1	0	0	5		
0	1	0	1	6		
0	1	1	0	7		
0	1	1	1	8(Default)		
1	0	0	ò	9		
1	0	0	1	10		
1	0	1	0	11		
1	0	1	1	12		
1	1	0	0	13		
$\sqrt{1}$		0	1	14		
7	, 1	1	0	15		
1 7	1	1	1	16		



A025DN01 V9 Product Spec	Version	0.2
	Page	42/60



 $16* LED\_ON\_CYCLE = LED\_ON\_CYCLE* (LED\_ON\_RATIO*16~) + LED\_ON\_CYCLE* (16-LED\_ON\_RATIO*16)$ 

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED\_ON\_RATIO is "1001", and LED\_ON\_CYCLE is "0111", then:

Cycle = 16 \* 8 = 128 (HSYNC)

Enable = 8\*((10/16)\*16) = 80(HSYNC)

Disable = 8\*(16-(10/16)\*16) = 48(HSYNC)  $\Rightarrow$  62.5% on

### R22:

No.	Register address						MSB			Regist	er data			LSB		
NO.	A6	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	A0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R22	0	0	0	1	0	7	1	0	Х	x x x x GAMMA setting(1)					Х	Х

GAMMA setting: Select auto or manual gamma setting

GAMMA setting	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to default gamma (Close to 2.2) (Default).




A025DN01 V9 Product Spec	Version	0.2
	Page	43/60

### R23 ~ R26:

No	Register address								MSB	ISB Register data						
No.	A6	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D5	D3	D2	D1	D0	
R23	0	0	0	1	0	1	1	1	х	Х	GMA_	V8(01)	х	Х	GMA_\	V4(01)
R24	0	0	0	1	1	0	0	0	х	Х	GMA_V	<b>′</b> 25 (10)	х	Х	GMA_V	16 (10)
R25	0	0	0	1	1	0	0	1	х	Х	GMA_V	<b>′</b> 48 (10)	х	Х	GMA_V	36 (10)
R26	0	0	0	1	1	0	1	0	х	Х	GMA_V	<b>′</b> 60 (10)	х	Х	GMA_V	55 (10)

### 8 adjustable points






A025DN01 V9 Product Spec	Version	0.2
	Page	44/60

## C. Optical specification (Note 1, Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							4
Rise	Tr	$\theta$ =0 $^{\circ}$	-	15	25	ms	Note 4
Fall	Tf		-	20	30	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle Top Bottom Left Right		CR≧10	10 30 35 35	20 40 45 45		deg.	Note 7
Brightness *	Y <sub>L</sub>	$\theta$ =0°	200	250	-	cd/m²	Note 8
White chromaticity	х	θ =0°	(0.25)	(0.30)	(0.35)		
White chromaticity	у	$\theta = 0^{\circ}$	(0.27)	(0.32)	(0.37)		

- Note 1. Ambient temperature =  $25^{\circ}$ C.
- Note 2. To be measured in the dark room.
- Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.
- Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



A025DN01 V9 Product Spec	Version	0.2
	Page	45/60

#### Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrast ratio (CR)= Photo detector output when LCD is at "Black" state

Note 6. White  $Vi=V_{i50} \mp 1.5V$ Black  $Vi=V_{i50} \pm 2.0V$ 


"±" Means that the analog input signal swings in phase with COM signal.

" $\mp$ " Means that the analog input signal swings out of phase with COM signal.

 $V_{\rm i50}$ : The analog input voltage when transmission is 50% The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.


### Note 7. Definition of viewing angle:

Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened with LED driving current = 25mA.

Note 9. Color Filter Arrangement






A025DN01 V9 Product Spec	Version	0.2
	Page	46/60

## D. Reliability test items

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70°C 240Hrs	
2	Low temperature storage	Ta= -25℃ 240Hrs	1
3	High temperature operation	Ta= 60°C 240Hrs	
4	Low temperature operation	Ta= 0°C 240Hrs	
5	High temperature and high humidity	Ta= 60℃. 90% RH 240Hrs	Operation
6	Heat shock	0°C∼60°C/50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4kV	Note.2 Base on AUO's standard testing
8	Vibration	Frequency range : 10~55Hz  Stoke : 1.5mm  Sweep : 10~55Hz~10Hz  2 hours for each direction of X,Y,Z  (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z  3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration:  0.015G <sup>2</sup> /Hz from 5~200Hz  -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm	
		1 corner, 3 edges, 6 surfaces	

Note 1: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below



Note 3. ESD testing method.

1. Ambient: 24~26°C, 56~65%RH



A025DN01 V9 Product Spec	Version	0.2
	Page	47/60

- 2. Instruments:NoisekenESS-2000,
- 3. Operation System: "CX40FL-B" and adapter "A027DN01 VB"
- 4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
- 5. Test Method:
  - a. Contact Discharge: Max±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point
  - b. Air Discharge: Max ±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point
- 6. Test point:




- 7. The metal casing is connected to ground (0V) at four corners.
- 8. All register commands are repeating transfer



A025DN01 V9 Product Spec	Version	0.2
	Page	48/60


# E. Packing form





A025DN01 V9 Product Spec	Version	0.2
	Page	49/60

## F. Outline dimension






A025DN01 V9 Product Spec	Version	0.2
	Page	50/60

## G. Application note

## 1. Application circuit

### 1.1 With internal LED driver circuit



Note1: Use internal LED driver must set R5[1](SHDB1)= "1".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM\_DC function.


### Note3: R4 resistor:

Depending on flick patterns in customer' site, customer can choose a best value to minimize flick issue. AUO recommends values from 60K to 68K.



A025DN01 V9 Product Spec	Version	0.2
	Page	51/60

### 1.2 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= "0".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM\_DC function.

### Note3: R2 resistor:

Depending on flick patterns in customer' site, customer can choose a best value to minimize flick issue. AUO recommends values from 60K to 68K.




A025DN01 V9 Product Spec	Version	0.2
	Page	52/60

### 2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

### 2.1 Power on (Standby Disabling)

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.






A025DN01 V9 Product Spec	Version	0.2
	Page	53/60

### 3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.







A025DN01 V9 Product Spec	Version	0.2
	Page	54/60

## 3. Recommended power on/off serial command settings

#### 3.1 UPS051









A025DN01 V9 Product Spec	Version	0.2
	Page	55/60

#### 3.2 UPS052 320 mode









A025DN01 V9 Product Spec	Version	0.2
	Page	56/60

#### 3.3 UPS052 360 mode









A025DN01 V9 Product Spec	Version	0.2
	Page	57/60

### 3.4 CCIR656









A025DN01 V9 Product Spec	Version	0.2
	Page	58/60

### 3.5 YUV 720









A025DN01 V9 Product Spec	Version	0.2
	Page	59/60

### 3.6 YUV 640







A027DN01 V9 Application Note	Version	0.2
	Page	60/60

### 4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:

