

Doc. Number:								
	☐ Tentative Specification☐ Preliminary Specification☐ Approval Specification	'n						
	MODEL NO.: N133DSE SUFFIX: GP1 Rev.C1							
	Customer:							
	APPROVED BY SIGNATURE							
	Note							
	Please return 1 copy for your confirmation with your signature and comments.							
	Approved By Checked By Prepared By							

Version 3.0 1 March 2018 1 / 47



CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	14
4.4.1 ELECTRICAL SPECIFICATIONS	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	23
7. PACKING	
7.1 MODULE LABEL	24
7.2 CARTON	25
7.3 PALLET	_
7.4 UN-PACK METHOD	27
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	32



Appendix. SYSTEM COVER DESIGN GUIDANCE	34
Appendix. LCD MODULE HANDLING MANUAL	42

Version 3.0 1 March 2018 3 / 47



REVISION HISTORY

Version	Date	Page	Description
3.0	Mar.1, 2018	All	Spec Ver.3.0 was first issued.

Version 3.0 1 March 2018 4 / 47



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133DSE-GP1 is a 13.3" diagonal TFT Liquid Crystal Display NB module with LED Backlight unit and 40 pins eDP interface. This module supports 3840 x 2160 UHD mode and can display 16.7M colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	3840 x R.G.B. x 2160	pixel	-
Pixel Pitch	0.0765 (H) x 0.0765 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216(8 bit)	color	-
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Glare	-	-
Luminance, White	340	Cd/m2	
Color Gamut	72%	NTSC	
Power Consumption	Total 4.7 W (Max.) @ cell 1.7 W (Max.), BL 3.0 W (Max.)	Max.)	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 $^{\circ}$ C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	299.16	299.46	299.76	mm	
Module Size	Vertical (V)	175.73	176.03	176.33	mm	(4)(2)
Iviodule Size	Vertical (V) with PCB	186.17	186.67	187.17	mm	(1)(2)
	Thickness (T)	-	1.86	2.00	mm	
Active Area	Horizontal	293.66	293.76	293.86-	mm	
Active Area	Vertical	165.14	165.24	165.34	mm	
Weight		-	150.5	160	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

(2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12 User's connector Part No: IPEX-20453-040T-03

Version 3.0 1 March 2018 5 / 47


3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	lue	Unit	Note	
ltem	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(4)	
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 1 March 2018 6 / 47



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	-
2	H_GND	High Speed Ground	-
3	ML3-	Complement Signal-Lane 3	-
4	ML3+	True Signal-Main Lane 3	-
5	H_GND	High Speed Ground	-
6	ML2-	Complement Signal-Lane 2	-
7	ML2+	True Signal-Main Lane 2	-
8	H_GND	High Speed Ground	-
9	ML1-	Complement Signal-Lane 1	-
10	ML1+	True Signal-Main Lane 1	-
11	H_GND	High Speed Ground	-
12	ML0-	Complement Signal-Lane 0	-
13	ML0+	True Signal-Main Lane 0	-
14	H_GND	High Speed Ground	-
15	AUX+	True Signal-Auxiliary Channel	-
16	AUX-	Complement Signal-Auxiliary Channel	-
17	H_GND	High Speed Ground	-
18	VCCS	Power Supply +3.3 V (typical)	-
19	VCCS	Power Supply +3.3 V (typical)	-
20	VCCS	Power Supply +3.3 V (typical)	-
21	VCCS	Power Supply +3.3 V (typical)	-
22	NC	No Connection (Reserved for LCD test)	-
23	GND	Ground	-
24	GND	Ground	-
25	GND	Ground	-



26	GND	Ground	-
27	HPD	Hot Plug Detect	-
28	BL_GND	BL Ground	-
29	BL_GND	BL Ground	-
30	BL_GND	BL Ground	-
31	BL_GND	BL Ground	-
32	LED_EN	BL_Enable Signal of LED Converter	-
33	LED_PWM	PWM Dimming Control Signal of LED Converter	-
34	NC	No Connection (Reserved for LCD test)	-
35	NC	No Connection (Reserved for LCD test)	-
36	LED_VCCS	BL Power	-
37	LED_VCCS	BL Power	-
38	LED_VCCS	BL Power	-
39	LED_VCCS	BL Power	-
40	NC	No Connection (Reserved for LCD test)	-

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 3.0 1 March 2018 8 / 47



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Cymphol		Value	Lloit	Note		
		Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage	ge		VCCS	3.0	3.3	3.6	V	(1)
HDD	High	Level	-	2.25	-	2.75	V	(5)
HPD Low Leve		Level	-	0	-	0.4	V	(5)
HPD Impedance		R _{HPD}	30K			ohm	(5)	
Ripple Voltage			V_{RP}	-	50	-	mV	(1)
Inrush Current			I _{RUSH}	-	-	1.5	Α	(1),(2)
Mosaic Mosaic		- Icc	-	470	515	mA	(3)a	
Power Supply Current Black		ICC	-	470	515	mA	(3)	
Power per EBL WG		P _{EBL}	-	(TBD)	-	W	(4)	


Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.






Version 3.0 1 March 2018 9 / 47



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \, {}^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.

Version 3.0 1 March 2018 10 / 47




4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol		Value	Unit	Note	
Parai	netei	Cymbol	Min.	Тур.	Max.	Offic	Note
Converter Input pow	er supply voltage	LED_Vccs	5	12	21	V	
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	Α	(1)
EN Control Level	Backlight On		2.3	-	3.6	V	(4)
	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	LED_EN Impedance		30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.3	-	3.6	V	(4)
PVVIVI CONTION Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R_{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F		5	-	100	%	(5)	
PWM Control F Voltage	VPWM_pp	-	-	100	mV		
PWM Control Frequ	f_{PWM}	190	-	1K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	210	243	250	mA	(3)


Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, $f_{PWM} = 200$ Hz, Duty=100%.



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$
 $N: \mathsf{Integer}\ (N\ge 3)$ $f: \mathsf{Frame\ rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 1 March 2018 12 / 47




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Doromotor	Cumahal		Value	l lm!s	Note	
Parameter	Symbol	Min.	Min. Typ.		Unit	Note
LED Light Bar Power Supply Voltage	VL	23.4	25.2	27.0	V	(4)(2)(Dut)(4,000()
LED Light Bar Power Supply Current	lL	-	100.8		mA	(1)(2)(Duty100%)
Power Consumption	PL	-	2.54	2.72	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 16.8 mA (Per EA) until the brightness becomes \leq 50% of its original value.




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification

Version 3.0 1 March 2018 14 / 47



(CTS) 1.1

4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Note (1) 0: Low Level Voltage, 1: High Level Voltage

												D	ata		nal										
	Color				Re								Gre								Bl				
	T-	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	(TBD)	(533.28)	(TBD)	MHz	-
	Vertical Total Time	TV	(TBD)	(2222)	(TBD)	TH	-
	Vertical Active Display Period	TVD	(TBD)	(2160)	(TBD)	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	(62)	TV-TVD	TH	-
DE	Horizontal Total Time	TH	(TBD)	(4000)	(TBD)	Тс	-
	Horizontal Active Display Period	THD	(TBD)	(3840)	(TBD)	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	(160)	TH-THD	Тс	-

INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE





Timing Specifications

Parameter	Description	Reqd.	Va		Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-



t12	VCCS Power off time	Source	500	-	ms	=
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	1	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	(0)	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	(0)	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

 The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 1 March 2018 19 / 47



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V_{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL (CHARACTERISTICS"
LED Light Bar Input Current	Ι _L	100.8	mA


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		-	1500	-	-	(2), (5) ,(7)
Response Time		T _R		-	15	16	ms	
Response fille		T_F		-	14	15	ms	(3) ,(7)
Average Lumina	ance of White	Lave		290	340	-	cd/m ²	(4), (6) ,(7)
	Red	Rx	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.640		-	
	Keu	Ry	Viewing Normal Angle		0.330		-	
	Green	Gx			0.300		-	
Color	Green	Gy		Тур –	0.600	Typ +	-	(4) (7)
Chromaticity	Blue	Bx		0.03	0.150	0.03	-	(1) ,(7)
	blue	Ву			0.060		-	
	\/\b:40	Wx			0.313		-	
	White	Wy			0.329		-	
	l lavimantal	θ_x +		80	89			
Viennie er Amerik	Horizontal	θ_{x} -	OD: 40	80	89	-	D	(1),(5),
Viewing Angle	Mark and	θ _Y +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		δW_{5p}	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		1.1	1.25	-	(5),(6),
White Variation		δW _{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		1.25	1.6	-	(7)



Note (1) Definition of Viewing Angle (θx , θy): Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p}$$
 = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]

$$\delta W_{13p}$$
 = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 1 March 2018 22 / 47



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	(-) (-)
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N133DSE-GP1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.
- (f) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

(1)Box Dimensions : 540(L)*450(W)*320(H) (2)40 Modules/Carton




Figure. 7-2 Packing method







Figure. 7-3 Packing method

Version 3.0 1 March 2018 26 / 47



7.4 UN-PACK METHOD





8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value	Value (binary)
0	0	Header	(hex)	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3		Header	FF	11111111
4		Header	FF	11111111
5	5	Header	FF	11111111
6		Header	FF	11111111
7		Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10		ID product code (LSB)	73	01110011
11		ID product code (MSB)	13	00010011
12		ID S/N (fixed "0")	00	00000000
13		ID S/N (fixed "0")	00	00000000
14		ID S/N (fixed "0")	00	00000000
15		ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	1B	00011011
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	0000001
19		EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("29.376cm")	1D	00011101
22	16	Active area vertical ("16.524cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	0000001
41	29	Standard timing ID # 2	01	00000001

Version 3.0 1 March 2018 29 / 47



(decimal) 2A Standard timing ID # 3 01 00000001 42 2B Standard timing ID # 3 01 00000001 43 2C Standard timing ID # 4 01 00000001 44 2D Standard timing ID # 5 01 00000001 45 2E Standard timing ID # 5 01 00000001 47 30 Standard timing ID # 6 01 00000001 48 31 Standard timing ID # 7 01 00000001 49 32 Standard timing ID # 8 01 00000001 50 33 Standard timing ID # 8 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 36 Standard timing ID # 8 01 00000001 53 36 Standard timing ID # 8 01 00000001 54 37 # 1 Pixel clock (rex LSB first) 00 11010000 <th>Byte #</th> <th></th> <th></th> <th></th> <th></th>	Byte #				
42 2B Standard timing ID # 3 01 00000001 43 2C Standard timing ID # 4 01 00000001 44 4D Standard timing ID # 5 01 00000001 45 2E Standard timing ID # 5 01 00000001 46 2F Standard timing ID # 6 01 00000001 47 30 Standard timing ID # 6 01 00000001 48 31 Standard timing ID # 7 01 00000001 50 33 Standard timing ID # 8 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 36 VESA CVT Rev1.4 1 00000001 54 37 11 Pixel clock (hex LSB first) D0 1110000 55 38 11 H active ("3840") 00 00000000 56 39 11 H blank ("186") 70 11110000	-	0.4	Ota a la a la l	01	00000001
43 2C Standard timing ID # 4 01 00000001 44 2D Standard timing ID # 5 01 00000001 45 2E Standard timing ID # 5 01 00000001 46 2F Standard timing ID # 5 01 00000001 47 30 Standard timing ID # 6 01 00000001 48 31 Standard timing ID # 7 01 00000001 50 33 Standard timing ID # 8 01 00000001 50 33 Standard timing ID # 8 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 36 VESA CVT Rev1.4) 0 100000001 54 37 # 1 Pixel clock (hex LSB first) D0 1110000 55 38 # 1 H barker ("3840") 00 0000000 56 39 # 1 H barker ("816") A0 10110000	·		<u> </u>	01	00000001
44 2D Standard timing ID # 4 01 00000001 45 2E Standard timing ID # 5 01 00000001 46 2F Standard timing ID # 5 01 00000001 47 30 Standard timing ID # 6 01 00000001 48 31 Standard timing ID # 7 01 00000001 50 33 Standard timing ID # 7 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 Standard timing ID # 8 01 00000001 54 37 # 1 Pixel clock (Inst. SB first) 01 00000001 54 37 # 1 Pixel clock (Inst. SB first) 00 11010000 55 38 # 1 H active ("3840") 0 00000000 55 38 # 1 H active ("160") A0 1010000 56 39 # 1 H bank ("3840: 160") T0 11110000			 		
45 2E Standard timing ID #5 01 00000001 46 2F Standard timing ID #5 01 00000001 47 30 Standard timing ID #6 01 00000001 48 31 Standard timing ID #7 01 00000001 50 32 Standard timing ID #7 01 00000001 51 34 Standard timing ID #8 01 00000001 52 35 Standard timing ID #8 01 00000001 53 36 Standard timing ID #8 01 00000001 54 37 Patalled timing description #1 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 01 00000001 54 37 # 1 Pixel clock (hex LSB first) D0 10100000 55 38 # 1 H blank ("160") A0 10100000 56 39 # 1 H blank ("160") A0 10100000 57 3A # 1 H blank ("62") 3E 30 10110000 59 3C # 1 V blank ("2160 : 62			 		
46 2F Standard timing ID #5 01 00000001 47 30 Standard timing ID #6 01 00000001 48 31 Standard timing ID #6 01 00000001 49 32 Standard timing ID #7 01 00000001 50 33 Standard timing ID #8 01 00000001 51 34 Standard timing ID #8 01 00000001 52 35 Standard timing ID #8 01 00000001 53 Detailed timing description #1 Pixel clock ("\$533.28"MHz, According to 50 01010000 54 37 # 1 Pixel clock (hex LSB first) D0 11010000 54 37 # 1 blank ("60") A0 1010000 55 38 # 1 H active ("3840") 00 00000000 56 39 # 1 H blank ("60") A0 1010000 57 3A # 1 H active ("2160") 70 0111000 59 3C # 1 V blank ("2160") 70 0111000 <t< td=""><td></td><td></td><td>-</td><td></td><td></td></t<>			-		
47 30 Standard timing ID # 6 01 00000001 48 31 Standard timing ID # 7 01 00000001 50 32 Standard timing ID # 7 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 Standard timing ID # 8 01 00000001 53 Standard timing ID # 8 01 00000000 54 37 H 1 Pixel clock (hex LSB first) D0 1010000 54 37 # 1 Pixel clock (hex LSB first) D0 11010000 55 38 # 1 H active ("3840") 00 0000000 56 39 # 1 H bank ("160") A0 1010000 57 3A # 1 H active ("180") F0 11110000 58 3B # 1 V active ("2160") 70 11110000 59 3C # 1 H sync offset ("62") 30 101111100 60 3D<			<u> </u>		
48 31 Standard timing ID # 6 01 00000001 49 32 Standard timing ID # 7 01 00000001 50 33 Standard timing ID # 8 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing iD # 8 01 00000001 53 36 Detailed timing description # 1 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 54 37 # 1 Pixel clock (hex LSB first) D0 11010000 55 38 # 1 H active ("3840") 00 0000000 56 39 # 1 H balank ("360") A0 10100000 57 3A # 1 H active: "H blank ("3840: 160") F0 11110000 58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 H balank ("360") 32 00111110 60 3D # 1 V balank ("2160: 62") 38 01011000 61 3E # 1 H sync off			<u> </u>		
49 32 Standard timing ID # 7 01 00000001 50 33 Standard timing ID # 8 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 36 Detailed timing description # 1 Pixel clock ("533.28"MHz, According to 50 01010000 54 37 # 1 Pixel clock (Nex LSB first) D0 11010000 55 38 # 1 H active ("600") A0 10100000 56 39 # 1 H blank ("160") A0 10100000 57 3A # 1 H active : H blank ("3840 : 160") F0 11110000 58 3B # 1 V active : V blank ("2160 : 62") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 H sync offset ("48") 30 00110000 61 3E # 1 H sync offset : H sync pulse width ("3: 5") 30 00110000 62 3F					
50 33 Standard timing ID # 7 01 00000001 51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 Betailed timing description # 1 Pixel clock ("533.28"MHz, According to Detailed timing description # 1 Pixel clock ("553.28"MHz, According to Detailed timing description # 1 Pixel clock ("533.28"MHz, According to Detailed timing description # 1 Pixel clock ("533.28"MHz, According to Detailed timing description # 1 Pixel clock ("533.28"MHz, According to Detailed timing description # 1 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MHz, According to Detailed timing description # 2 Pixel clock ("533.28"MH			-		
51 34 Standard timing ID # 8 01 00000001 52 35 Standard timing ID # 8 01 00000001 53 Detailed timing description # 1 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 54 37 # 1 Pixel clock (hex LSB first) D0 11010000 55 38 # 1 H active ("3840") 00 00000000 56 39 # 1 H bank ("160") AO 10100000 57 3A # 1 H active : H blank ("3840 : 160") F0 11110000 58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 V active : V blank ("2160 : 62") 80 1000000 61 3E # 1 H sync offset : V sync pulse width ("32") 30 00110000 62 3F # 1 H sync offset : V sync pulse width ("3:5") 35 00110101 64 41 H sync offset : V sync pulse width ("3:5") 35 00110101 <t< td=""><td></td><td></td><td> </td><td></td><td></td></t<>			 		
52 35 Standard timing ID # 8 01 00000001 53 3 Detailed timing description # 1 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 54 37 # 1 Pixel clock (Inex LSB first) D0 11010000 55 38 # 1 H active ("3840") 00 00000000 56 39 # 1 H blank ("160") A0 01010000 57 3A # 1 H active : H blank ("3840 : 160") F0 11110000 58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 V active : V blank ("2160 : 62") 80 1001000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync offset : V sync pulse width ("3 : 5") 35 00110101 64 41 # 1 H sync offset : H sync pulse width ("3 : 5") 35 00110101 65 42 # 1 H image size ("93 mm") 25 0010000			<u> </u>		
Detailed timing description # 1 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4") Do 011010000			<u> </u>		
54 37 # 1 Pixel clock (hex LSB first) D0 11010000 55 38 # 1 H active ("3840") 00 00000000 56 39 # 1 H blank ("160") A0 10100000 57 3A # 1 H active : H blank ("3840 : 160") F0 11110000 58 3B # 1 V active : V blank ("2160 : 62") 3E 001111000 60 3D # 1 V active : V blank ("2160 : 62") 80 1000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 0011011 66 43 # 1 V image size ("165 mm") A5 1010010 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 70	52	35	ŭ	01	00000001
55 38 # 1 H active ("3840") 00 00000000 56 39 # 1 H blank ("160") A0 10100000 57 3A # 1 H active : H blank ("3840 : 160") F0 11110000 58 3B # 1 V active ("2160") 70 0111000 59 3C # 1 V blank ("62") 3E 00111101 60 3D # 1 V active : V blank ("2160 : 62") 80 10000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync offset : V sync pulse width ("3 : 5") 35 0011010 63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 0011010 64 41 # 1 H sync offset : H sync pulse width ("3 : 5") 35 0011010 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 1010010 67 44 # 1 H boarder ("0") 00 00000000 68 45			VESA CVT Rev1.4)		01010000
56 39 # 1 H blank ("160") A0 10100000 57 3A # 1 H active : H blank ("3840 : 160") FO 11110000 58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 N sync offset ("48") 30 00110000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 0011010 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 0010010 66 43 # 1 V image size ("165 mm") A5 1010010 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46		37	, ,		
57 3A # 1 H active : H blank ("3840 : 160") FO 11110000 58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 V active : V blank ("2160 : 62") 80 10000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync offset : V sync pulse width ("3 : 5") 35 00110101 63 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width 00 00000000 63 40 # 1 V sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 64 41 # 1 H image size ("293 mm") 25 00100101 65 42 # 1 H image size ("165 mm") A5 10100101 67 44 # 1 H boarder ("0") A5 1010010 68 45 # 1 H boarder ("0") 00 0000000 69 46 # 1 V boarder ("0") 00 0000000		38	·		
58 3B # 1 V active ("2160") 70 01110000 59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 V active : V blank ("2160 : 62") 80 10000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width 00 0000000 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 0000000 65 42 # 1 H image size ("293 mm") 25 0010010 66 43 # 1 V image size ("165 mm") A5 1010010 67 44 # 1 H image size : V image size 10 0001000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 47 Negative Vsync 1A 0011100 71 48		39	# 1 H blank ("160")		
59 3C # 1 V blank ("62") 3E 00111110 60 3D # 1 V active : V blank ("2160 : 62") 80 10000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width : V sync offset : V sync width 00 00000000 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 # 2 H active : Mathematerial of thematerial of thematerial of thematerial of th		3A	# 1 H active : H blank ("3840 : 160")		
60 3D # 1 V active : V blank ("2160 : 62") 80 10000000 61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 00110101 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size ("10 0001000000000000000000000000000000	58	3B	# 1 V active ("2160")	70	01110000
61 3E # 1 H sync offset ("48") 30 00110000 62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 00110101 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("165 mm") A5 10100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 A0 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) 50 01010000 73 4A # 2 H active ("3840") 00 00000000	59	3C	# 1 V blank ("62")	3E	00111110
62 3F # 1 H sync pulse width ("32") 20 00100000 63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 00110101 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 AV H sepative Vsync 1A 00011010 71 48 VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H activ	60	3D	# 1 V active : V blank ("2160 : 62")	80	10000000
63 40 # 1 V sync offset : V sync pulse width ("3 : 5") 35 00110101 64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 WESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 7	61	3E	# 1 H sync offset ("48")	30	00110000
64 41 # 1 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 Listed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V vactive : V blank ("2160 : 1173") 95 <td>62</td> <td>3F</td> <td># 1 H sync pulse width ("32")</td> <td>20</td> <td>00100000</td>	62	3F	# 1 H sync pulse width ("32")	20	00100000
65 42 # 1 H image size ("293 mm") 25 00100101 66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 An interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 Agative Vsync 1A 00011010 72 49 # 2 Pixel clock (hex LSB first) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173")<	63	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
66 43 # 1 V image size ("165 mm") A5 10100101 67 44 # 1 H image size : V image size 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 An interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 <td>64</td> <td>41</td> <td># 1 H sync offset : H sync pulse width : V sync offset : V sync width</td> <td>00</td> <td>00000000</td>	64	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
67 44 # 1 H image size (V image size) 10 00010000 68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 80 51 # 2 H sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width <td>65</td> <td>42</td> <td># 1 H image size ("293 mm")</td> <td>25</td> <td>00100101</td>	65	42	# 1 H image size ("293 mm")	25	00100101
68 45 # 1 H boarder ("0") 00 00000000 69 46 # 1 V boarder ("0") 00 00000000 70 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 1111000 76 4D # 2 V active ("2160") 70 0111000 77 4E # 2 V active : V blank ("2160 : 1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync wid	66	43	# 1 V image size ("165 mm")	A5	10100101
69 46 # 1 V boarder ("0") 00 00000000 70 47 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 0111000 77 4E # 2 V blank ("1173") 95 1001010 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 000000000 83 54 <	67	44	# 1 H image size : V image size	10	00010000
70 47 Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync 1A 00011010 71 48 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") </td <td>68</td> <td>45</td> <td># 1 H boarder ("0")</td> <td>00</td> <td>00000000</td>	68	45	# 1 H boarder ("0")	00	00000000
70 47 Negative Vsync TA 00011010 71 48 Detailed timing description # 2 Pixel clock ("533.28"MHz, According to VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width : V sync offset : V sync width 00 000000000 83 54 # 2 H image size ("293 mm") 25 00100101	69	46		00	00000000
71 48 VESA CVT Rev1.4) 50 01010000 72 49 # 2 Pixel clock (hex LSB first) D0 11010000 73 4A # 2 H active ("3840") 00 00000000 74 4B # 2 H blank ("160") A0 1010000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width : V sync offset : V sync width 00 000000000 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 000000000 83 54 # 2 H image size ("293 mm") 25 00100101	70	47	Negative Vsync	1A	00011010
73 4A # 2 H active ("3840") 00 000000000 74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width : V sync offset : V sync width 00 000000000 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 000000000 83 54 # 2 H image size ("293 mm") 25 00100101	71	48		50	01010000
74 4B # 2 H blank ("160") A0 10100000 75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	72	49	# 2 Pixel clock (hex LSB first)	D0	11010000
75 4C # 2 H active : H blank ("3840 : 160") F0 11110000 76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	73	4A	# 2 H active ("3840")	00	00000000
76 4D # 2 V active ("2160") 70 01110000 77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	74	4B	# 2 H blank ("160")	A0	10100000
77 4E # 2 V blank ("1173") 95 10010101 78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	75	4C	# 2 H active : H blank ("3840 : 160")	F0	11110000
78 4F # 2 V active : V blank ("2160 : 1173") 84 10000100 79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	76	4D	# 2 V active ("2160")	70	01110000
79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	77	4E		95	10010101
79 50 # 2 H sync offset ("48") 30 00110000 80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	78	4F	# 2 V active : V blank ("2160 : 1173")	84	10000100
80 51 # 2 H sync pulse width ("32") 20 00100000 81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	79	50	# 2 H sync offset ("48")	30	00110000
81 52 # 2 V sync offset : V sync pulse width ("3 : 5") 35 00110101 82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	80	51	<u> </u>	20	00100000
82 53 # 2 H sync offset : H sync pulse width : V sync offset : V sync width 00 00000000 83 54 # 2 H image size ("293 mm") 25 00100101	81		<u> </u>	35	00110101
83 54 # 2 H image size ("293 mm") 25 00100101	82		· · · · · · · · · · · · · · · · · · ·	00	00000000
7				25	
	84			A5	

Version 3.0 1 March 2018 30 / 47




85	56	# 2 H image size : V image size	10	00010000
Byte	57	# 2 H boarder ("0")	00	00000000
#(decimal) 86	57 58	# 2 V boarder ("0")	00	00000000
87		Non-interlaced, Normal Display, Digital separate, Positive Hsync,	1A	00011010
	59	Negative Vsync	00	
88 89	5A	NA NA	00	00000000
90	5B 5C	NA NA	00	00000000
91	5D	NA NA	00	00000000
92	5E	NA NA	00	00000000
93	<u>⊃⊏</u> 5F	NA NA	00	00000000
94		NA NA	00	00000000
95	60 61	NA NA	00	00000000
96	62	NA NA	00	00000000
97	63	NA NA	00	00000000
98	64	NA NA	00	00000000
99	65	NA NA	00	00000000
100	66	NA NA	00	00000000
101	67	NA NA	00	00000000
102	68	NA NA	00	00000000
103	69	NA	00	00000000
104	6A	NA	00	00000000
105	6B	NA	00	00000000
106	6C	Detailed Timing Description #4	00	00000000
107	6D	Flags	00	00000000
108	6E	Reserved	00	00000000
109	6F	For Brightness Table and Power Consumption	02	00000010
110	70	Flags	00	00000000
111	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
112	72	PWM % [7:0] @ Step 5 = 18%	2D	00101101
113	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
114	74	Nits [7:0] @ Step 0 = 17nits	11	00010001
115	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
116	76	Nits [7:0] @ Step 10 = 340nits	AA	10101010
117	77	Panel Electronics Power @32x32 Chess Pattern =1400mW	23	00100011
118	78	Backlight Power @60 nits =537mW	0D	00001101
119	79	Backlight Power @Step 10 =3041mW	26	00100110
120	7A	Nits @ 100% PWM Duty =340nit	AA	10101010
121	7B	Flags	00	00000000
122	7C	Flags	00	00000000
123	7D	Flags	00	00000000
124	7E	Extension flag	00	00000000
125	7F	Checksum	BB	10111011


Version 3.0 1 March 2018 31 / 47




Appendix. OUTLINE DRAWING

















Version 3.0 1 March 2018 33 / 47




Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper


2. Height : Height gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 1 March 2018 34 / 47






Version 3.0 1 March 2018 35 / 47






Version 3.0 1 March 2018 36 / 47






Version 3.0 1 March 2018 37 / 47






Version 3.0 1 March 2018 38 / 47






Version 3.0 1 March 2018 39 / 47













Appendix. LCD MODULE HANDLING MANUAL

Purpose	handling prod 2. This manual 3. Any person v	handling procedure.		
1.	Unpacking			
		Open carton	Remove EPE Cushion	
N N				
Ope	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion	











Don't:

Stack panels.



Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Don't:

 Paste any material unto white reflector sheet



Don't :

 Pull / Push white reflector sheet





Don't :

· Hold at panel corner.



Don't:

Twist panel.



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.





Do:

 Remove panel protector film starts from pull tape



Don't:

 Remove panel protector film From film another side.



Don't:

Touch or Press PCBA Area.



