SPECIFICATION FOR APPROVAL

()	Preliminary Specification
()	Final Specification

T:0 -	45 0" LID. TET LOD
I IIIA I	15 6" HD4 TELL(1)

Customer	Forte
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP156WD1
Suffix	TLD1

^{*}When you obtain standard approval, please use the above model name without suffix

	APPROVED BY	SIGNATURE				
_	/					
_	/					
_	/					
_						
	Please return 1 copy for your confirmation with your signature and comments.					

APPROVED BY	SIGNATURE
K. J. Kwon / S.Manager	
REVIEWED BY	
S. R. Kim / Manager	
PREPARED BY	
C. J. Park / Engineer	
Products Engineerir LG Display Co.,	

Ver. 0.2 Dec. 23, 2008 1 / 30



Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	LVDS SIGNAL TIMING SPECIFICATION	8-9
3-3	SIGNAL TIMING SPECIFICATIONS	10
3-4	SIGNAL TIMING WAVEFORMS	10
3-5	COLOR INPUT DATA REFERNECE	11
3-6	POWER SEQUENCE	12
4	OPTICAL SFECIFICATIONS	13-15
5	MECHANICAL CHARACTERISTICS	16-19
Α	APPENDIX. LPL PROPOSAL FOR SYSTEM COVER DESIGN	20-22
6	RELIABLITY	23
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	24
7-2	EMC	24
8	PACKING	
8-1	DESIGNATION OF LOT MARK	25
8-2	PACKING FORM	25
9	PRECAUTIONS	26-27
Α	APPENDIX. Enhanced Extended Display Identification Data	28-30



RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	Dec. 5. 2008	-	First Draft (Preliminary Specification)	-
0.1	Dec. 23. 2008	4,6	Update Power, LED Spec.	
		7	Update Pin map (BIST→ N.C)	
		28~30	Update EDID with Product Code	0.1
0.2	Dec. 23. 2008	17~19	Update dimension	
ļ				




1. General Description

The LP156WD1 is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD+ resolution(900 vertical by 1600 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP156WD1 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP156WD1 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156WD1 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	15.6 inches diagonal
Outline Dimension	360(H, max) × 210(V, max) × 5.7(D,max) [mm]
Pixel Pitch	0.2151 mm x 0.2151 mm
Pixel Format	1600 horiz. By 900 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	200 cd/m ² (Typ.5 point)
Power Consumption	Total 5.3 Watt(Typ.)@ Logic 1.5Watt(Typ.),B/L input 4.8 Watt (Typ.) with LED Driver
Weight	TBDg (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Hard Coating(3H), Anti-Glare treatment of the front polarizer
RoHS Comply	Yes

Ver. 0.2 Dec. 23, 2008 4 / 30



2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Val	ues	Units	Notes	
i didilietei	Symbol	Min	Max	Office		
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 ± 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Note: 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39°C Max, and no condensation of water.



Ver. 0.2 Dec. 23, 2008 5 / 30



3. Electrical Specifications

3-1. Electrical Characteristics

The LP156WD1 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.

Table 2. ELECTRICAL CHARACTERISTICS

Values				11.7		
Parameter	Symbol	Min	Тур	Max	Unit	Notes
LOGIC:						
Power Supply Input Voltage	VCC	3.0	3.3	3.6	V _{DC}	1
Power Supply Input Current	I _{cc}	-	455	515	mA	1
Power Consumption	Pc	-	1.5	1.7	Watt	
Power Supply Inrush Current	Icc_p	-	-	1500	mA	
Differential Impedance	Zm	90	100	110	Ohm	2
BACKLIGHT : (with LED Driver)						
LED Power Input Voltage	VLED	7.0	12.0	20.0	V	
LED Power Input Current	ILED	-	400	460	mA	3
LED Power Consumption	PLED	-	4.8	5.3	W	3
LED Power Inrush Current	ILED_P	-	-	TBD	mA	
PWM Dimming (Duty) Ratio	-	12.5	-	100	%	4
PWM Impedance	Zpwm	TBD	TBD	TBD	k	
PWM Frequency	Fрwм	200	-	1000	Hz	5
PWM High Level Voltage	V_{PWM_H}	3.0	3.3	5	V	
PWM Low Level Voltage	V_{PWM_L}	0	-	0.8		
LED_EN High Voltage	$V_{LED_EN_H}$	3.0	3.3	5		
LED_EN Low Voltage	$V_{LED_EN_L}$	0	-	0.8		
Life Time		TBD	-	-	Hrs	6

Note)

1. The specified Icc current and power consumption are under the Vcc = 3.3V , 25 , fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.

2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.

- 3. The specified LED current and power consumption are under the Vled = 12.0V, 25 , Dimming of Max luminance whereas White pattern is displayed and fv is the frame frequency.
- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 6. The life time is determined as the time at which brightness of LED is 50% compare to that of initial value at the typical LED current. These LED backlight has 6 strings on it and the typical current of LED's string is base on 20mA.

Ver. 0.2 Dec. 23, 2008 6 / 30



3-2. Interface Connections

This LCD employs one interface connections, a 40 pin connector is used for the module electronics interface and LED Driver.

The electronics interface connector is a model 20455-040E-0x manufactured by I-PEX.


Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1	Pin	Symbol	Description	Notes
3	1	NC	No connection	
1. Interface chips 1. Interface 1. Interface 1. Interface chips 1. Interface 1. Interfa	2	VCC	Power Supply, 3.3V Typ.	
1. Interface Cnips	3	VCC	Power Supply, 3.3V Typ.	
5	4	V EEDID	DDC 3.3V power	1 Interfece chine
Fig. Cit EEDID DDC Clock 1.2 System THGSI LVDS Agrees 1.2 System 1.2 System 1.2 System 1.2 System 1.2 Connector 1.1 Odd Rint- Negative LVDS differential data input 2. Connector 2.1 LCD 2.0455-040E-0x, I-PEX or legular 1.3 VSS2 Ground 2. Connector 2.1 LCD 2.0455-040E-0x, I-PEX or legular 2.2 Mating 2.0455-040E-0x, I-PEX or legular 2.2 Mating 2.0455-040E-0x, I-PEX or legular 2.3 Connector 2.1 LCD 2.0455-040E-0x, I-PEX or legular 2.2 Connector 2.3 Connector 2.1 LCD 2.0455-040E-0x, I-PEX or legular 2.2 Connector 2.1 LCD 2.0455-040E-0x, I-PEX or legular 2.0 LCD	5	BIST	No Connection	
8	6	Clk EEDID	DDC Clock	
8 Odd_Rin0- Negative LVDS differential data input 10 VSS1 Ground 2. Connector 11 Odd_Rin1- Negative LVDS differential data input 12 Odd_Rin1- Positive LVDS differential data input 13 VSS2 Ground 2.3 Connector 14 Odd_Rin1- Negative LVDS differential data input 15 Odd_Rin1- Negative LVDS differential data input 16 Odd_Rin2- Negative LVDS differential data input 17 Odd_Rin2- Positive LVDS differential data input 18 Odd_Rin2- Positive LVDS differential data input 19 VSS3 Ground 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential clock input 21 Even_Rin0- Negative LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin1- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 30 Even_CikIN- Negative LVDS differential data input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	7	DATA EEDID	DDC Data	
9	8	Odd_Rin0-	Negative LVDS differential data input	·
11 Odd, Rin1	9	Odd_Rin0+	Positive LVDS differential data input	to copa
11	10	VSS1	Ground	
12	11	Odd_Rin1-	Negative LVDS differential data input	
14 Odd Rin2- Negative LVDS differential data input 15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_CikIN- Negative LVDS differential clock input 18 Odd_CikIN- Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Negative LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 39 VLED_GND LED Ground 30 Even_CikIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	12	Odd_Rin1+	Positive LVDS differential data input	
15 Odd Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_CIKIN- Negative LVDS differential clock input 18 Odd_CIKIN- Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_CIKIN- Negative LVDS differential data input 30 Even_CIKIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	13	VSS2	Ground	·
15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_ClkIN- Negative LVDS differential clock input 18 Odd_ClkIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN+ Negative LVDS differential clock input 30 Even_ClkIN- Negative LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	14	Odd_Rin2-	Negative LVDS differential data input	2.3 Connector pin arrangement
16 VSS3 Ground 17 Odd_CIKIN- Negative LVDS differential clock input 18 Odd_CIKIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin1+ Positive LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_CIKIN- Negative LVDS differential data input 30 Even_CIKIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	15	Odd_Rin2+		40 1
18 Odd_CikiN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Positive LVDS differential data input 28 VSS7 Ground 29 Even_CikIN- Negative LVDS differential clock input 30 Even_CikIN- Negative LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	16	VSS3	Ground	П ПП
19	17	Odd_ClkIN-	Negative LVDS differential clock input	
20 Even Rin0- Negative LVDS differential data input 21 Even Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even Rin1- Negative LVDS differential data input 24 Even Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even Rin2- Negative LVDS differential data input 27 Even Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even CikIN- Negative LVDS differential data input 30 Even CikIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	18	Odd_ClkIN+	Positive LVDS differential clock input	
21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CikIN- Negative LVDS differential clock input 30 Even_CikIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	19	VSS4	Ground	[LCD Module Rear View]
22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CIkIN- Negative LVDS differential clock input 30 Even_CIkIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	20	Even_Rin0-	Negative LVDS differential data input	
Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CikIN- Negative LVDS differential clock input 30 Even_CikIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	21	Even_Rin0+	Positive LVDS differential data input	
24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	22	VSS5	Ground	
25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	23	Even_Rin1-	Negative LVDS differential data input	
26	24	Even_Rin1+	Positive LVDS differential data input	
27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	25	VSS6	Ground	
28 VSS7 Ground 29 Even_CIkIN- Negative LVDS differential clock input 30 Even_CIkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	26	Even_Rin2-	Negative LVDS differential data input	
29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	27	Even_Rin2+	Positive LVDS differential data input	
30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	28	VSS7	Ground	
31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	29	Even_ClkIN-		
32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	30	Even_ClkIN+	Positive LVDS differential clock input	
33 VLED_GND LED Ground 34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	31	VLED_GND	LED Ground	
34 NC No Connection 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	32	VLED_GND	LED Ground	
35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	33	VLED_GND	LED Ground	
36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	34	NC	No Connection	
37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	35	BLIM	PWM for Luminance control	
38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	36	BL_On	Backlight On/Off Control	
39 VLED LED Power Supply (7V-20V)	37	NC	No Connection	
	38	VLED	LED Power Supply (7V-20V)	
	39	VLED	LED Power Supply (7V-20V)	
	40	VLED	LED Power Supply (7V-20V)	




3-3. LVDS Signal Timing Specifications

3-3-1. DC Specification



Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V _{ID}	100	600	mV	-
LVDS Common mode Voltage	V _{CM}	0.6	1.8	V	-
LVDS Input Voltage Range	V _{IN}	0.3	2.1	V	-


3-3-2. AC Specification




Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t _{SKEW}	- 400	+ 400	ps	Eclk 65MHz
LVDS Clock to Data Skew Margin	t _{SKEW}	- 600	+ 600	ps	65MHz > Fclk 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t _{SKEW_EO}	- 1/7	+ 1/7	T _{clk}	-
Maximum deviation of input clock frequency during SSC	F _{DEV}	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F _{MOD}	-	200	KHz	VDS +

Ver. 0.2 Dec. 23, 2008 8 / 30






< Clock skew margin between channel >



< Spread Spectrum >

3-3-3. Data Format

1) LVDS 2 Port



< LVDS Data Format >

Condition: VCC =3.3V

10/30



Product Specification

3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

Table 6. TIMING TABLE

ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f _{CLK}	-	48.875	-	MHz	
	Period	t _{HP}	840	880	918		
Hsync	Width	t _{WH}	16	16	16	6 tCLK 00 tHP	
	Width-Active	t _{WHA}	800	800	800		
	Period	t _{VP} 910 926 960					
Vsync	Width	t _{wv}	t _{wv} 5 5 5 tHP	tHP			
	Width-Active	t _{WVA}	900	900	900		
	Horizontal back porch	t _{HBP}	16	40	62	tCLK	
Data	Horizontal front porch	t _{HFP}	8	24	40	ICLK	
Enable	Vertical back porch	t _{VBP}	4	18	34	+UD	
	Vertical front porch	t _{VFP}	1	3	21	tHP	

3-5. Signal Timing Waveforms

Ver. 0.2

High: 0.7VCC Data Enable, Hsync, Vsync Low: 0.3VCC 0.5 Vcc DCLK t_{HP} Hsync **t**WHA t_{HFP} t_{HBP} Data Enable t_{VP} Vsync t_{VFP} **t**wva t_{VBP} Data Enable

Dec. 23, 2008



3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 7. COLOR DATA REFERENCE

				Input Color Data															
	Color			RE	D					GRE	EN					BL	UE		
\	50101	MSE	3				LSB	MSE	3				LSB	MSE	3				LSB
	•	R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	В3	B 2	B 1	B 0
	Black	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	. 1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN											· · · · · · · ·								• • • • • • • • • • • • • • • • • • • •
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE		·····						·····			 								• • • •
	BLUE (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	 1	1	0
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	 1	1	1



3-7. Power Sequence




Table 6. POWER SEQUENCE TABLE

		OWEN CEGO		
Darameter		Value		Llaita
Parameter	Min.	Тур.	Max.	Units
T ₁	TBD	-	TBD	ms
T ₂	TBD	-	TBD	ms
T ₃	TBD	-	TBD	ms
T ₄	TBD	-	TBD	ms
T ₅	TBD	-	TBD	ms
T ₆	TBD	-	TBD	ms
T ₇	TBD	-	TBD	ms
T ₈	TBD	-	TBD	ms
T ₉	TBD	-	TBD	ms
T ₁₀	TBD	-	TBD	ms
T ₁₁	TBD	-	TBD	ms

Note)

- 1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"
- 2. Please avoid floating state of interface signal at invalid period.
- 3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.
- 4. LED power must be turn on after power supply for LCD and interface signal are valid.



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.






Table 9. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=3.3V, $f_{V}=60Hz$, $f_{CLK}=48.87MHz$, $I_{LED}=20mA(typ)$

Dovernator	Ci iraala ad		Values		Llusita	Natas
Parameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio	CR	TBD	-	-	1	1
Surface Luminance, white	L _{WH}	TBD	200		cd/m ²	2
Luminance Variation	δ_{WHITE}	-	TBD	TBD]	3
Response Time	$Tr_R + Tr_D$	-	8	<u>-</u>	ms	4
Color Coordinates				[1	
RED	RX		TBD		1	
	RY		TBD			
GREEN	GX		TBD			
	GY		TBD			
BLUE	вх		TBD			
	BY		TBD			
WHITE	WX		TBD			
	WY		TBD			
Viewing Angle					1	5
x axis, right(Φ=0°)	Θr	60	-	-	degree	
x axis, left (Φ=180°)	Θl	60	-	ļ .	degree	
y axis, up (Φ=90°)	Θu	50	-	ļ .	degree	
y axis, down (Φ=270°)	Θd	50	-		degree	
Gray Scale						6

Ver. 0.2 Dec. 23, 2008 13 / 30



Note)

1. Contrast Ratio(CR) is defined mathematically as

Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

$$L_{WH} = Average(L_1, L_2, \dots L_5)$$

3. The variation in surface luminance , The panel total variation (δ_{WHITE}) is determined by measuring L_N at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

$$\delta_{\text{ WHITE}} = \frac{\text{Maximum}(\mathsf{L}_1, \mathsf{L}_2, \ \dots \ \mathsf{L}_{13})}{\text{Minimum}(\mathsf{L}_1, \mathsf{L}_2, \ \dots \ \mathsf{L}_{13})}$$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr_R) and from black to white(Decay Time, Tr_D). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification

*
$$f_{V} = 60$$
Hz


Gray Level	Luminance [%] (Typ)
LO	TBD
L7	TBD
L15	TBD
L23	TBD
L31	TBD
L39	TBD
L47	TBD
L55	TBD
L63	TBD

Ver. 0.2 Dec. 23, 2008 14 / 30





FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>



The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





Ver. 0.2 Dec. 23, 2008 15 / 30



5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP156WD1. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal	359.3 ± 0.5mm
Outline Dimension	Vertical	209.5 ± 0.5mm
	Thickness	5.7mm (max)
Bezel Area	Horizontal	349.8 ± 0.5mm
Dezei Alea	Vertical	197.1 ± 0.5mm
Active Display Area	Horizontal	344.16 mm
Active Display Area	Vertical	193.59 mm
Weight	TBDg (Max.)	
Surface Treatment	Hard Coating(3H), Anti-Glare treatm	nent of the front polarizer

Ver. 0.2 Dec. 23, 2008 16 / 30



<FRONT VIEW>


Note) Unit:[mm], General tolerance: \pm 0.5mm






<REAR VIEW>

Note) Unit:[mm], General tolerance: \pm 0.5mm





[DETAIL DESCRIPTION OF SIDE MOUNTING SCREW]



*Mounting Screw Length (A)

= 2.0(Min) / 2.5(Max)

*Mounting Screw Hole Depth (B)

= 2.5(Min)

*Mounting Hole Location : 3.10(typ.)

*Torque : 2.0 kgf.cm(Max)


(Measurement gauge : torque meter)

Notes: 1. Screw plated through the method of non-electrolytic nickel plating is preferred to reduce possibility that results in vertical and/or horizontal line defect due to the conductive particles from screw surface.

Ver. 0.2 Dec. 23, 2008 19 / 30




LPL Proposal for system cover design.(Appendix)






LPL Proposal for system cover design.





LPL Proposal for system cover design.





6. Reliability

Environment test condition

No.	Test Item	Conditions				
1	High temperature storage test	Ta= 60°C, 240h				
2	Low temperature storage test	Ta= -20°C, 240h				
3	High temperature operation test	Ta= 50°C, 50%RH, 240h				
4	Low temperature operation test	Ta= 0°C, 240h				
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis				
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)				
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr				

{ Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.



7. International Standards

7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc.,

Standard for Safety of Information Technology Equipment.

b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association,

Standard for Safety of Information Technology Equipment.

c) EN 60950-1:2001, First Edition,

European Committee for Electrotechnical Standardization(CENELEC)

European Standard for Safety of Information Technology Equipment.

7-2. EMC

- a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992
- b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.
- c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark

A,B,C : SIZE(INCH) D : YEAR

E: MONTH F ~ M: SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

a) Package quantity in one box: 20 pcs

b) Box Size: 482 x 390 x 275

Ver. 0.2 Dec. 23, 2008 25 / 30



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
 Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 0.2 Dec. 23, 2008 26 / 30



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.

 It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
 - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 1/3 EDID Data for HP _LP156WD1-TLD1 ver. 0.1

2008.12.19

	Byte	Byte	Field Name and Comments	Value	Value
	(Dec)	(Hex)	Header	(Hex) 00	(Bin) 00000000
Header	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
	3	03	Header	FF	11111111
	4	03	Header	FF	11111111
	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
	7	07	Header	00	00000000
	8	08	EISA manufacture code (3 Character ID) LGD	30	00110000
EDID	9	09	EISA manufacture code (Compressed ASC)	E4	11100100
	10	0A	Panel Supplier Reserved - Product Code 01ECh	EC	11101100
	11	0B	(Hex. LSB first)	01	00000001
	12	0C	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000001
ct	13	0D	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
roduct Version	14	0E	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
ro Ve	15	0F	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
Vendor / Product Versio	16	10	Week of Manufacture 00 weeks	00	00000000
tor	17	11	Year of Manufacture 2008 years	12	00010010
оше	18	12	EDID structure version # = 1	01	00000001
Z	19	13	EDID revision # = 3	03	00000011
	20	14	Video input Definition = Digital signal	80	10000000
y	21	15	Max H image size (Rounded cm) = 35 cm	23	00100011
Display arameten	22	16	Max V image size (Rounded cm) = 39 cm	13	00010011
)isp	23	17	Display gamma = (gamma*100)-100 = Example:(2.2*100)-100=120 = 2.2 Gamma	78	01111000
Display Parameters	24	18	Feature Support (no_DPMS, no_Active Off/Very Low Power, RGB color display, Timing BLK 1,no_GTF)	0A	00001010
	25	19	Red/Green Low Bits (RxRy/GxGy)	4E	01001110
tes	26	1A	Blue/White Low Bits (BxBy/WxWy)	F5	11110101
Panel Color Coordinates	27	1B	Red X Rx = 0.614	9D	10011101
rd	28	1C	Red Y Ry = 0.348	59	01011001
200	29	1D	Green X Gx = 0.315	50	01010000
r	30	1E	Green Y Gy = 0.60	99	10011001
oto	31	1F	Blue X Bx = 0.151	26	00100110
C	32	20	Blue Y By = 0.108	1B	00011011
nei	33	21	White X Wx = 0.313	50	01010000
Pa	34	22	White Y Wy = 0.329	54	01010100
	35	23	Established timing 1 (00h if not used)	00	00000000
ab ved nin	36	24	Established timing 2 (00h if not used)	00	00000000
Estabi ished Timin as	37	25	Manufacturer's timings (00h if not used)	00	00000000
	38	26	Standard timing ID1 (01h if not used)	01	00000001
	39	27	Standard timing ID1 (01h if not used)	01	0000001
	40	28	Standard timing ID2 (01h if not used)	01	00000001
	41	29	Standard timing ID2 (01h if not used)	01	00000001
	42	2A	Standard timing ID3 (01h if not used)	01	00000001
m .	43	2B	Standard timing ID3 (01h if not used)	01	00000001
ing	44	2C	Standard timing ID4 (01h if not used)	01	0000001
imi	45	2D	Standard timing ID4 (01h if not used)	01	00000001
1 T	46	2E	Standard timing ID5 (01h if not used)	01	0000001
Standard Timing 1	47	2F	Standard timing ID5 (01h if not used)	01	00000001
	48	30	Standard timing ID6 (01h if not used)	01	0000001
	49	31	Standard timing ID6 (01h if not used)	01	00000001
	50	32	Standard timing ID7 (01h if not used)	01	0000001
	51	33	Standard timing ID7 (01h if not used)	01	0000001
	52	34	Standard timing ID8 (01h if not used)	01	0000001
	53	35	Standard timing ID8 (01h if not used)	01	00000001
	33	33	Summand throng 120 (0111 it not used)	01	00000001



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 2/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Timing Descriptor #1	54	36	Pixel Clock/10,000 (LSB) 107.8 MHz @ 60Hz	1C	00011100
	55	37	Pixel Clock/10,000 (MSB)	2A	00101010
	56	38	Horizontal Active (lower 8 bits) 1600 Pixels	40	01000000
	57	39	Horizontal Blanking(Thp-HA) (lower 8 bits) 320 Pixels	40	01000000
	58	3A	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	61	01100001
	59	3B	Vertical Avtive 900 Lines	84	10000100
	60	3C	Vertical Blanking (Tvp-HA) (DE Blanking typ.for DE only panels) 36 Lines	24	00100100
	61	3D	Vertical Active: Vertical Blanking (Tvp-HA) (upper 4:4bits)	30	00110000
	62	3E	Horizontal Sync. Offset (Thfp) 48 Pixels	30	00110000
	63	3F	Horizontal Sync Pulse Width (HSPW) 32 Pixels	20	00100000
	64	40	Vertical Sync Offset(Tvfp): Sync Width (VSPW) 3 Lines: 5 Lines	35	00110101
nin	65	41	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
Tin	66	42	Horizontal Image Size (mm) 345 mm	59	01011001
	67	43	Vertical Image Size (mm) 194 mm	C2	11000010
	68	44	Horizontal Image Size / Vertical Image Size	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD) Non-Interlace, Normal display, no stereo, Digital Separate (Vsync_NEG, Hsync_NEG), DE only note: LSB is set to	00	00000000
	71	47	'I' if panel is DE-timing only. H/V can be ignored.	19	00011001
	72	48	Flag	00	00000000
	73	49	Flag	00	00000000
	74	4A	Flag	00	00000000
	75	4B	Data Type Tag (Descriptor Defined by manufacturer)	00	00000000
~	76	4C	Flag	00	00000000
#	77	4D	Descriptor Defined by manufacturer	00	00000000
to	78	4E	Descriptor Defined by manufacturer	00	00000000
Timing Descriptor #2	79 80	4F 50	Descriptor Defined by manufacturer	00	00000000
esc	81	51	Descriptor Defined by manufacturer	00	00000000
Q;	82	52	Descriptor Defined by manufacturer Descriptor Defined by manufacturer	00	00000000
ing	83	53	Descriptor Defined by manufacturer Descriptor Defined by manufacturer	00	00000000
im.	84	54	Descriptor Defined by manufacturer Descriptor Defined by manufacturer	00	00000000
1	85	55	Descriptor Defined by manufacturer	00	00000000
	86	56	Descriptor Defined by manufacturer	00	00000000
	87	57	Descriptor Defined by manufacturer	00	00000000
	88	58	Descriptor Defined by manufacturer	00	00000000
	89	59	Descriptor Defined by manufacturer	00	00000000
	90	5A	Flag	00	00000000
	91	5B	Flag	00	00000000
	92	5C	Flag	00	00000000
	93	5D	Data Type Tag (ASCII String)	FE	11111110
	94	5E	Flag	00	00000000
#3	95	5F	ASCII String L	4C	01001100
	96	60	ASCII String G	47	01000111
ipt	97	61	ASCII String	20	00100000
scr	98	62	ASCII String D	44	01000100
De	99	63	ASCII String i	69	01101001
Timing Descriptor	100	64	ASCII String s	73	01110011
	101	65	ASCII String p	70	01110000
	102	66	ASCII String 1	6C	01101100
	103	67	ASCII String a	61	01100001
	104	68	ASCII String y	79	01111001
	105	69	Manufacturer P/N(If<13 char> 0Ah, then terminate with ASC code 0Ah,set remaining char = 20h)	0A	00001010
	106	6A	Manufacturer P/N(If<13 char> 0Ah, then terminate with ASC code 0Ah,set remaining char = 20h)	20	00100000
	107	6B	Manufacturer P/N(If<13 char> 0Ah, then terminate with ASC code 0Ah,set remaining char = 20h)	20	00100000



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte (Dec)	Byte (Hex)		Value (Hex)	Value (Bin)
	108	6C	Flag	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Flag	00	00000000
	111	6F	Data Type Tag (ASCII String)	FE	11111110
	112	70	Flag	00	00000000
#4	113	71	ASCII String L	4C	01001100
or.	114	72	ASCII String P	50	01010000
ipt	115	73	ASCII String 1	31	00110001
Timing Descriptor #4	116	74	ASCII String 5	35	00110101
	117	75	ASCII String 6	36	00110110
81	118	76	ASCII String W	57	01010111
nir	119	77	ASCII String D	44	01000100
Ţi	120	78	ASCII String 1	31	00110001
	121	79	ASCII String -	2D	00101101
	122	7A	ASCII String T	54	01010100
	123	7B	ASCII String L	4C	01001100
	124	7C	ASCII String D	44	01000100
	125	7D	ASCII String 1	31	00110001
Chec	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
	127	7 F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	C3	11000011

Ver. 0.2 Dec. 23, 2008 30 / 30