

- () Preliminary Specifications(V) Final Specifications

Module	14.0" FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140HTT01.0 (HW:0A)
Note (<table-cell-rows>)</table-cell-rows>	e-TP Display (LCM: B140HTN01.3 + TP: I140FGT03.0)

Customer	Date
Checked & Approved by	Date
Note: This Specification i without notice.	is subject to change

Approved by	Date			
<u>Jonken Fan</u>	03/14/2014			
Prepared by	Date			
<u>Lorna Wang</u>	03/14/2014			
NBBU Marketing Division AU Optronics corporation				



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 General Touch Specification	7
2.3 Optical Characteristics	8
3. Functional Block Diagram	13
4. Absolute Maximum Ratings	13
4.1 Absolute Ratings of TFT LCD Module	13
4.2 Absolute Ratings of Touch Sensor	13
4.3 Absolute Ratings of Environment	13
5. Electrical Characteristics	15
5.1 TFT LCD Module	15
5.2 Backlight Unit	18
5.3 Touch Sensor Power Consumption	19
6. Signal Interface Characteristic	20
6.1 Pixel Format Image	20
6.3 Integration Interface Requirement	21
7. Panel Reliability Test	28
7.1 Vibration Test	28
7.2 Shock Test	28
7.3 Reliability Test	28
8. Mechanical Characteristics	29
8.1 Total Solution Outline Dimension	29
9. Shipping and Package	31
9.1 Shipping Label Format	31
9.2 Carton Label Format	31
9.3 Shipping Package of Palletizing Sequence	31
10. Appendix: EDID Description	32



Record of Revision

Versi	ion and Date	Page	Old description	New Description	Remark
0.0	2013/09/05	All	First Edition for Customer		
0.1	2013/10/08	5	2.1 General Specification	Update Weight	Update
		29	9. Shipping and Package	9.1 Shipping Label Format update 9.2 Carton Label Format update	Update
0.2	2013/10/14	29-30	8. Mechanical Characteristics	Add Drawing	Add
0.3	2013/10/15	32-34	10. Appendix: EDID Description	Update EDID	Update
0.4	2013/11/12	7	2.2 General Touch Specification	Add Touch panel sensor IC and TP Power Consumption	Add
		13	4.2 Absolute Ratings of Touch Sensor	Add Touch Sensor Power Voltage	Add
		18	5.2.1 LED characteristics	Add LED Life-Time	Add
		19	5.3 Touch Sensor Power Consumption	Add Touch panel power supply	Add
		24	6.4 Interface Timing 6.4.1 Timing Characteristics	Add information	Add
		29-30	8. Mechanical Characteristics	Drawing update	Update
		31	9. Shipping and Package9.1 Shipping Label Format9.2 Carton Label Format	Label update	Update
0.5	2013/12/09	5	2.1 General Specification	Power Consumption update	Update
		7	2.2 General Touch Specification	Add TP F/W version & TP Power Consumption	Add & Update
		8	2.3 Optical Characteristics	Add Color / Chromaticity Coodinates	Add
		15-17	5.1.1 Power Specification	Add power & Voltage data	Add
		18	5.2.1 LED characteristics 5.2.2 Backlight input signal characteristics	racteristics Add LED characteristics & Backlight input signal	
		32-34	10. Appendix: EDID Description Update EDID		Update
0.6	2014/02/24	7	2.2 General Touch Specification	Update TP F/W version	Update
	2014/02/26	6	2.1 General Specification	Update support color	Update
1.0	2014/03/13	6	2.1 General Specification Update Power Consumption		Update
		8	2.3 Optical Characteristics	Update Color / Chromaticity Coodinates	Update
1.1	2014/03/14	7	2.2 General Touch Specification	Update TP F/W version	Update



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B140HTT01.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

B140HTT01.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}$ C condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	354.69	354.69				
Active Area	[mm]	309.14x17	3.89				
Pixels H x V		1920x3(RG	B) x 1080	0			
Pixel Pitch	[mm]	0.161X0.16	61				
Pixel Format		R.G.B. Isla	nd				
Display Mode		Normally W	/hite				
White Luminance (ILED=23mA) (Note: ILED is LED current)	[cd/m ²]	270 typ. (5 points average) 229 min. (5 points average)					
Luminance Uniformity		1.25 max. ((5 points)	-			
Contrast Ratio		500 typ					
Response Time	[ms]	8 typ / 16 N	Лах				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	4.8 W max (Include touch panel)					
Weight	[Grams]	295 g max (Panel Only)g 395 g max (Total Solution) ¹					
Physical Size	[mm]		Min.	Тур.	Max.		
		Length	325.93	326.18	326.43		
		Width	204.60	205.10	205.60		

¹ Total solution max weight includes touch sensor FPCA and OGS.



		Thickness	-	-	3.0 (Panel Side) 3.0 (PCBA Side)
			Min.	Тур.	Max.
		Length	325.93	326.18	326.43
Total solution [Note: OGS Touch module]	[mm]	Width	204.60	205.10	205.60 (206.94 with FPCA)
		Thickness	-	-	3.98 (Panel Side) 3.8 (PCBA Side) 5.0 (Total)
Electrical Interface		2 Lane eDF	P 1.2		
Glass Thickness	[mm]	0.4			
Surface Treatment		Glare, Hard	dness 3H		
Support Color		262K colors (RGB 6-bit) (6-bit+ RFC, System input 8 bit to PCB of LCN is necessary)			
Temperature Range Operating Storage (Non-Operating)	[°C]	-20 to +60 -20 to +60			
RoHS Compliance		RoHS Compliance			



2.2 General Touch Specification

Item	Spec	Unit
Type of Touch Sensor	Projective Capacitive (OGS)	
Panel Size	14.0'	
Outline Dimension	321.10 X 185.9 typ	mm
Total Thickness	0.7 typ	mm
Total Weight	120 max	g
TP View Area	310.40 X 174.95 typ	mm
TP Active Area	311.40 X 175.95 typ	mm
Interface	I2C	
Report Rate	Follow win8 – 100Hz	Hz
Multi-Touch Point	10 points	
Input method	Finger	
Touch panel sensor IC	ELAN 3958	
Channel	72 x 41	
Distance between 2 point	Follow win8 – 12	mm
Surface hardness	7	Н
TP F/W version	11.20 only for I2C	
BM ink	PANTONE BLACK C	
	Active Mode: 162	mW
TP Power Consumption	Idle Mode: 108	mW
	Sleep Mode: 1	mW




2.3 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=23mA (Base Panel Only)			5 points average	229	270	-	cd/m2	1, 4, 5.
Viewing A	aglo	θR θL	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degree	4, 9
Viewing Ai	igie	ψH ψL	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminan Uniformi		δ5Р	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.6		2, 3, 4
Contrast R	atio	CR		400	500	-		4, 6
Cross ta	lk	%				4		4, 7
Response ⁻	Гime	TRT	Rising + Falling	-	8	16		
	Pod	Rx		0.590	0.620	0.650		
	Red	Ry		0.320	0.350	0.380		
	Green	Gx		0.290	0.320	0.350		
Color /	Green	Gy		0.570	0.600	0.630	_	
Chromaticity Coodinates	Blue	Вх	CIE 1931	0.120	0.150	0.180	-	4
	Diuc	Ву		0.090	0.120	0.150	-	
	White	Wx		0.283	0.313	0.343	-	
	wille	Wy		0.299	0.329	0.359		
NTSC		%		-	60	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2 _	Maximum Brightness of five points	
$\delta_{W5} =$		Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

 $Y_A =$ Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





AU OPTRONICS CORPORATION


Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



AU OPTRONICS CORPORATION

3. Functional Block Diagram



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Touch Sensor

Item	Symbol	Min	Max	Unit	Conditions
Touch Sensor	Vin	3.15	2.6	[Volt]	
Power Voltage	VIII	3.13	3.6	[VOII]	

4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions				
Operating Temperature	TOP	0	+50	[°C]	Note 4				
Operation Humidity	HOP	5	95	[%RH]	Note 4				
Storage Temperature	TST	-20	+60	[°C]	Note 4				
Storage Humidity	HST	5	95	[%RH]	Note 4				

Note 1: At Ta (25°C)




AU OPTRONICS CORPORATION

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;

The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1	[Watt]	Note 1
IDD	IDD Current	-	-	303	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})

Note 2: Measure Condition




Vin rising time

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage	0		2	٧			
VDiff _{P-P} Peak-to-peak Voltage at a receiving Device 120 m								

Follow as VESA display port standard V1.1a

Display Port AUX_CH signal:





	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage	0		2	V		
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.32		1.36	٧		

Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage			3.6	٧

Follow as VESA display port standard V1.1a.



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power					[] [] [] [] [] [] [] [] [] [] [] [] [] [/T- 05%) N-1- 4
Consumption	PLED	-	-	3.6	[Watt]	(Ta=25℃), Note 1
LED Life-Time	N/A	15000	-	-	Hour	(Ta=25℃), Note 2 I _E =20 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	7.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLLD_LIN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	(Ta=25°ℂ)
PWM Input Frequency	FPWM	200	1K	2K	Hz	
PWM Duty Ratio	Duty	5	-	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



5.3 Touch Sensor Power Consumption

Items	Symbol	Sp	ecification	ons	Unit	Notes	
neme	Cymbol	Min.	Тур.	Max.	Oi iii	110100	
Touch Panel Power Supply	VDD	-	-	3.6	V		



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									19	20)
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
					•				•			•	
		•					:						
		•			•		: :		•			•	
							· ·						
		ı			•		ı		١			1	
1080th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.3 Integration Interface Requirement

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	I-PEX JP CO.,LTD; 20455-040E-12
Mating Housing/Part Number	IPEX or compatible


6.3.2 Pin Assignment (with Touch Sensor Pin Assignment)

PIN NO	Symbol	Function
1	NC	No Connect (Reserved for DCR)
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground




21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	No connect (Reverse for AUO TEST only)
25	NC	No connect (Reverse for AUO TEST only)
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect (Reserved for CM)
31	TP_D-	USB Data- for Touch
32	TP_D+	USB Data+ for Touch
33	GND	Ground-Shield
34	VTSP	Touch panel power supply (3.3V)
35	VTSP	Touch panel power supply (3.3V)
36	NC/TP_EN	No Connection (Reserve for Touch function enable)
37	TP_CLK	I2C Clock for Touch (NC for USB input)
38	TP_Data	I2C Data for Touch (NC for USB input)
39	INT	Interrupt for Touch (NC for USB input)
40	RST	Reset for Touch (NC for USB input)





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics


Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60	•	Hz
Clock frequency		1/ T _{Clock}	69.4	70.5	75	MHz
Mantin al	Period	T _V	1112	1120	1152	
Vertical Section	Active	T _{VD}		T_{Line}		
	Blanking	T _{VB}	32	38	72	
Horizontal Section	Period	T _H	1040	1050	1084	
	Active	T _{HD}	960			T_{Clock}
	Blanking	T _{HB}	80	90	124	

Note: 1. DE mode only

2. The maximum clock frequency = (1920+B)*(1080+A)*60 < 80MHz

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	David Inc	Limits			Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	_
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT_{PW/M}*

^{*}T_{PWM}= 1/PWM Frequency



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 Grms

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 240h	
High Temperature Operation	Ta= 60℃, Dry, 240h	
Low Temperature Operation	Ta=0℃, 240h	
High Temperature Storage	Ta= 60℃, 240h	
Low Temperature Storage	Ta= -20℃, 240h	
Thermal Shock Test	Ta=-20°C (30min) ~60°C (30min), 20cycles condition.	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 9



AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 Total Solution Outline Dimension




29 of 34

B140HTT01.0 Document Version : 1.1



AU OPTRONICS CORPORATION



30 of 34

B140HTT01:0 Document Version: 1.1



AU OPTRONICS CORPORATION

9. Shipping and Package


9.1 Shipping Label Format



9.2 Carton Label Format



9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	3D	00111101	61	
0B	hex, LSB first	10	00010000	16	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	17	00010111	23	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	1F	00011111	31	
16	Max V image size (rounded to cm)	11	00010001	17	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	9F	10011111	159	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	E5	11100101	229	
1B	Red x (Upper 8 bits)	96	10010110	150	
1C	Red y/ highER 8 bits	58	01011000	88	
1D	Green x	53	01010011	83	
1E	Green y	8A	10001010	138	
1F	Blue x	26	00100110	38	
20	Blue y	24	00100100	36	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	



AU OPTRONICS CORPORATION

	AU OF I NONIGS CORP	1		1	I
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	B4	10110100	180	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	26	00100110	38	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	64	01100100	100	
40	VertSync.Offset : VertSync.Width	31	00110001	49	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	35	00110101	53	
43	Vertical Image Size Lower 8bits	AD	10101101	173	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	B8	10111000	184	
49	Pixel Clock/10,000 (MSB)	24	00100100	36	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128	
4B	Horizontal Blanking Pixels, lower 8 bits	B4	10110100	180	
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112	
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	56	
4E	Vertical Blanking Lines, lower 8 bits	26	00100110	38	
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64	
50	Horizontal Front Porch, lower 8 bits	30	00110000	48	
51	Horizontal Sync Pulse, lower 8 bits	64	01100100	100	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	31	00110001	49	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	35	00110101	53	
55	Vertical Image Size in mm, lower 8 bits	AD	10101101	173	
- 33	H Image Size, upper nibble : V Image Size, upper	AD.	10101101	1/3	
56	nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	



ALLOPTRONICS CORPORATION

59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 69 VB 00 00000000 0 <	
5B HTOTAL 00 000000000 0 5C HA 00 000000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 6F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 69 VB 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0	
5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 000000000 0	
5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 000000000 0	
5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6D Flag 00 00000000 0	
5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
60 HBP	
61 HB	
62 HSO	
63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	nVDPS
65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	Reserved 00
66 VBL 00 00000000 0 67 VFP 00 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
67 VFP 00 00000000 0 68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
68 VBP 00 00000000 0 69 VB 00 00000000 0 6A VSO 00 00000000 0 6B VS 00 00 0000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
69 VB 00 000000000 0 6A VSO 00 000000000 0 6B VS 00 000000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
6A VSO 00 000000000 0 6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
6B VS 00 00000000 0 6C Detail Timing Description #4 00 00000000 0 6D Flag 00 00000000 0	
6C Detail Timing Description #4 00 000000000 0 6D Flag 00 000000000 0	
6D Flag 00 00000000 0	
6E Reserved 00 00000000 0	
6F For Brightness Table and Power Consumption 02 00000010 2	
70 Flag 00 00000000 0	Header
71 PWM % [7:0] @ Step 0 0C 00001100 12	
72 PWM % [7:0] @ Step 5 21 00100001 33	
73 PWM % [7:0] @ Step 10 FF 111111111 255	
74 Nits [7:0] @ Step 0 16 00010110 22	
75 Nits [7:0] @ Step 5 3C 00111100 60	
76 Nits [7:0] @ Step 10 D0 11010000 208	Brightness Table
Panel Electronics Power @ 32x32 Chess Pattern = 11 00010001 17	
78 Backlight Power @ 60 nits = 0B 00001011 11	
79 Backlight Power @ Step 10 = 24 00100100 36	
7A Nits @ 100% PWM Duty = D0 11010000 208 F	Power Consumption
7B Flag 20 00100000 32	
7C Flag 20 00100000 32	
7D Flag 20 00100000 32	
7E Extension Flag 00 00000000 0	
7F Checksum 53 01010011 83	