

() Preliminary	Specifications
-----------------	----------------

(\checkmark) Final Specifications

Module	15.6" (15.55) FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156HTN03.5 (H/W:1A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
	<u>Buffy Chen</u>		<u>2014/05/02</u>
Checked & Approved by	Date	Prepared by	Date
		<u>Brenda Lu</u>	<u>2014/05/02</u>
Note: This Specification is s without notice.	ubject to change		ceting Division / nics corporation



Contents

I. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Vibration and Shock Test	25
7.1 Vibration Test	25
7.2 Shock Test Spec:	25
7.3. Reliability	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2. Carton package	29
9.3 Shipping package of palletizing sequence	29
10. Appendix: FDID description	30



Record of Revision

Ver	Version and Date		Old description	New Description	Rema rk
0.1	2013/10/01	All	Preliminary Edition for Customer		
0.2	2013/10/24	28,30		Update Shipping Label & EDID(check sum : 41)	
1.0	2014/04/02	All		Update Color / Chromaticity Coodinates & 2D drawing . IDD revise form 606mA to 303mA	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electros tic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B156HTN03.5 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD (1920(H) x 1080(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156HTN03.5 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:


Items	Unit	Specifications					
Screen Diagonal	[mm]	15.6" (15.55)					
Active Area	[mm]	344.16 x 193.	59				
Pixels H x V		1920 x 3(RGB	1920 x 3(RGB) x 1080				
Pixel Pitch	[mm]	0.17925 x 0.17925					
Pixel Format		R.G.B. Vertical Stripe					
Display Mode		Normally White					
White Luminance (ILED= 22 mA) (Note: ILED is LED current)	[cd/m ²]	300 Typ. (5 points average) 255 Min. (5 points average)					
Luminance Uniformity		1.25 Max. (5 points)					
Contrast Ratio		400 :1 Typ					
Response Time	[ms]	8 Typ / 16 Max.					
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.					
Power Consumption	[Watt]	4.2 Max. (Include Logic and BLU Power)					
Weight	[Grams]	380 Max.					
			Min.	Тур.	Max.		
Physical Size	[mm]	Length	359.0	359.5	360.0		
Without inverter, bracket.	[,,,,,,]	Width	223.3	223.8	224.3		
		Thickness			3.2		
Electrical Interface		2 Lane eDP					
Glass Thickness	[mm]	0.4					
Surface Treatment		Anti-glare					
Support Color		262K colors (RGB 6-bit)					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Compli	ance				




2.2 Optical Characteristics

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=22 mA			5 points average	255	300	-	cd/m²	1, 4, 5
Viewing Angle		Θ_{R}	Horizontal (Right)	40	45	-		
		θL	CR = 10 (Left)	40	45	-	degree	
Viewing Angle		Ψн	Vertical (Upper)	10	15	-		4, 9
		Ψι	CR = 10 (Lower)	30	35	-		
Luminance Unifo	ormity	δ _{5P}	5 Points	1.25 1, 3, 4				1, 3, 4
Luminance Unifo	ormity	δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio				300	400	-		4, 6
Cross talk	Cross talk					4		4, 7
Response Time	Response Time		Rising + Falling	-	8	16	msec	4, 8
	Red	Rx		0.590	0.620	0.650		
	Red	Ry		0.320	0.350	0.380		
Color /	Green	Gx		0.290	0.320	0.350		
Chromaticity		Gy		0.570	0.600	0.630		
Coodinates	Blue	Bx By	CIE 1931	0.120	0.150 0.120	0.180	-	4
	White	Wx		0.283	0.313	0.343		
	***************************************	Wy		0.299	0.329	0.359		
NTSC		%			60			

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance.


0	Maximum Brightness of five points
$\delta_{W5} =$	Minimum Brightness of five points
2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9: Definition of view angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin.





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.0	[Watt]	Note 1/2
IDD	IDD Current	-	-	303	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		V		
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	m۷		

Fallow as VESA display port standard V1.1a



Display Port AUX_CH signal:



	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		٧			
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V			

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD							
		Min	Тур	Max	unit			
VHPD	HPD Voltage	2.25		3.6	٧			

Fallow as VESA display port standard V1.1a.



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power	PLED	-	-	3.2	[Watt]	(Ta=25°C), Note 1
Consumption						Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2
						I _F =22 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	*Note 1	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	*Note 1	-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10k	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1			1920
1st Line	R G B R C	€ B - · · · · · F	R G B	R G B
			•	
	, ,		1	
1080th Line	R G B R C	B - · · · · · · · · · · · · · · · · · ·	R G B	R G B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	IPEX 20455-030E-12 or Compatible
Mating Housing/Part Number	IPEX 20353-030T-11 or Compatible




6.2.2 Pin Assignment (2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	echnology for LCD interface and high speed data transfer device. Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	Lane 1_N	Comp Signal Link Lane 1
4	Lane 1_P	Ture Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect




AU OPTRONICS CORPORATION



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	- 60 -		•	Hz	
Clock frequency		1/ Tclock	66.6 72		80	MHz	
	Period	T _V	1100	1130 1080+A		_	
Vertical	Active	T _{VD}		T Line			
Section	Blanking	T ∨B	20	50	Α		
	Period	T _H	1010	1050	960+B		
Horizontal Section	Active	T HD	960			T Clock	
	Blanking	T HB	50	90	В		

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (960+B)*(1080+A)*60 < 80MHz



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	<u>=</u>
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X.Y.Z. one time for each side

7.3. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



8. Mechanical Characteristics


8.1 LCM Outline Dimension



B156HTN03.5 Document Version : 1.0 26 of 33



AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B156HTN03.5 Document Version: 1.0



9. Shipping and Package

9.1 Shipping Label Format





CT: CEBNE 01XXXXXXX

Manufactured MM/WW Model No: B156HTN03.5 **AU Optronics**

MADE IN CHINA (Z40) H/W: 1A F/W:1

C 队 US E204356











9.2. Carton package



9.3 Shipping package of palletizing sequence





10. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	0000000	0	
01		FF	11111111	255	
02			11111111		
		FF 	1111111	255	
03		FF	1111111	255	
04		FF	11111111	255	
05		FF	1 1111111	255	
06		FF	1 0000000	255	
07		00	0 0000011	0	
08	EISA Manuf. Code LSB	06	0	6	
09	Compressed ASCII	AF	1010111	175	
0A	Product Code	ED	1110110 1	237	
0B	hex, LSB first	35	0011010 1	53	
0C	32-bit ser#	00	0000000	0	
0D	32 33 33	00	0000000	0	
0E		00	0000000		
			0000000	0	
0F		00	0000000	0	
10	Week of manufacture	00	0001011	0	
11	Year of manufacture	17	1 0000000	23	
12	EDID Structure Ver.	01	1 0000010	1	
13	EDID revision #	04	0 1001010	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	1 0010001	149	
15	Max H image size (rounded to cm)	22	0	34	
16	Max V image size (rounded to cm)	13	0001001	19	
17	Display Gamma (=(gamma*100)-100)	78	0111100 0	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	0000001	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	D1	1101000	209	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	15	0001010	21	
1B	Red x (Upper 8 bits)	9E	1001111	158	
			0101100		
1C	Red y/ highER 8 bits	59	0101001	89	
1D	Green x	53	1001101	83	
1E	Green y	9B	1 0010011	155	
1F	Blue x	27	1	39	



20	Blue y	1E	0001111	30		
21	White x	50	0101000	80		
22	White y	54	0101010 0	84		
23	Established timing 1	00	0000000	0		
24	Established timing 2	00	0000000	0		
25	Established timing 3	00	0000000	0		
26	Standard timing #1	01	0000000	1		
27		01	0000000	1		
28	Standard timing #2	01	0000000	1		
29		01	0000000	1		
2A	Standard timing #3	01	0000000	1		
2B		01	0000000	1		
2C	Standard timing #4	01	0000000	1		
2D	Transaction and It is	01	0000000	1		
2E	Standard timing #5	01	0000000	1		
2F	- Cuindad uning no	01	0000000	1		
30	Standard timing #6	01	0000000	1		
31	Standard timing #0	01	0000000	1		
32	Standard timing #7	01	0000000	 1		
33	Standard timing ""	01	0000000	 1		
34	Standard timing #8	01	0000000	1		
35	Standard timing #0	01	0000000	 1		
36	Pixel Clock/10000 LSB	78	0111100	120		
37	Pixel Clock/10000 USB	37	0011011	55		
38	Horz active Lower 8bits	80	1000000	128		
39	Horz blanking Lower 8bits	B4	1011010	180		
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	0111000	112		
3B	Vertical Active Lower 8bits	38	0011100	56		
3C	Vertical Blanking Lower 8bits	2E	0010111	46		
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	0100000	64		
3E	HorzSync. Offset	6C	0110110	108		
3F	HorzSync.Width	30	0011000	48		
40	VertSync.Offset : VertSync.Width	AA	1010101	170		
41	Horz‖ Sync Offset/Width Upper 2bits	00	0000000	0		
42	Horizontal Image Size Lower 8bits	58	0101100	88		
B156HTN03.5 Document Version: 1.0						



43	Vertical Image Size Lower 8bits	C1	1100000	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	0001000 0	16	
45	Horizontal Border (zero for internal LCD)	00	0000000	0	
46	Vertical Border (zero for internal LCD)	00	0000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	0001100	24	
48	Pixel Clock/10,000 (LSB)	FB	1111101	251	
49	Pixel Clock/10,000 (MSB)	24	0010010	36	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	80	1000000	128	
4B	Horizontal Blanking Pixels, lower 8 bits	B4	1011010 0	180	
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	0111000 0	112	
4D	Vertical Addressable Lines, lower 8 bits	38	0011100 0	56	
4E	Vertical Blanking Lines, lower 8 bits	2E	0010111	46	
4F	V lines, upper nibble : V blanking, upper nibble	40	0100000 0	64	
50	Horizontal Front Porch, lower 8 bits	6C	0110110 0	108	
51	Horizontal Sync Pulse, lower 8 bits	30	0011000	48	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	AA	1010101 0	170	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	0000000	0	
54	Horizontal Image Size in mm, lower 8 bits	58	0101100	88	
55	Vertical Image Size in mm, lower 8 bits	C1	1100000	193	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	0001000	16	
57	Horizontal Border	00	0000000	0	
58	Vertical Border	00	0000000	0	
59	Bit Encode Sync Information	18	0001100	24	
5 A	DC	00	0000000	0	nVDPS Reserved 00
5B	HTOTAL	00	0000000	0	
5C	на	00	0000000	0	
5D	нвг	00	0000000	0	
5E	НЕР	00	0000000	0	
5F	HFPe	00	0000000	0	
60	НВР	00	0000000	0	
61	НВ	00	0000000	0	
62	HSO	00	0000000	0	
63	HS	00	0000000	0	
64	VTOTAL	00	0000000	0	
	VA 3.5 Document Version : 1.0				32 of 33



		1	1 - 1		
			0		
-00	VBL	00	0000000	•	
66		00	0000000	0	-
67	VFP	00	0	0	
	VBP		0000000		
68		00	0000000	0	
69	VB	00	0	0	
	vso		0000000		
6A	130	00	0000000	0	
6B	VS	00	0000000	0	
	Detail Timing Description #4		0000000		
6C	Detail Tillling Description #4"	00	0	0	-
6D	Flag	00	0000000	0	
	Reserved		0000000		
6E	Neser veu	00	0000001	0	
6F	For Brightness Table and Power Consumption	02	0000001	2	
	Flag		0000000		1
70	1105	00	0000110	0	Header
71	PWM % [7:0] @ Step 0	0C	0	12	
	PWM % [7:0] @ Step 5		0011001		
72		33	11111111	51	
73	PWM % [7:0] @ Step 10	FF	1	255	
74	Nits [7:0] @ Step 0	٥٦	0000111		
74		0E	0011110	14	-
75	Nits [7:0] @ Step 5	3C	0	60	
70	Nits [7:0] @ Step 10	00	1001011	150	Drightness Table
76		96	0001101	150	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1B	1	27	
78	Backlight Power @ 60 nits =	0D	0000110	10	
10		טט	0001110	13	
79	Backlight Power @ Step 10 =	1C	0	28	
7 A	Nits @ 100% PWM Duty =	96	1001011 0	150	Power Consumption
	Flor	30	0010000	130	1 ower consumption
7B	Flag	20	0	32	
7C	Flag	20	0010000	32	
	Flag		0010000		
7D	1106	20	0	32	
7E	Extension Flag	00	0000000	0	
			0100000		
7F	Checksum	41	1	65	