

AU OPTRONICS CORPORATION

 (\checkmark) Final Specifications

Module	15.6" FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156HAN03 (H/W: 1A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
Checked & Approved by	Date		Prepared by	Date
			Amy SH Chang	09/09/2014
Note: This Specification is subject to change without notice.			NBBU Market AU Optronics	



AU OPTRONICS CORPORATION

Contents

I. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	
5.2 Backlight Unit	
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	18
6.3 Interface Timing	20
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	27
9.1 Shipping Label Format	27
9.2 Carton Package	28
9.3 Shipping Package of Palletizing Sequence	29
10. Appendix: EDID Description	



AU OPTRONICS CORPORATION

Record of Revision

Ver	Version and Date		Old description	New Description	Remark
1.0	2014/09/09	All	First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B156HAN03 V0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156HAN03 V0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications						
Screen Diagonal	[mm]	394.9						
Active Area	[mm]	344.16 x 193.	59					
Pixels H x V		1920 x 3(RGB) x 1080						
Pixel Pitch	[mm]	0.17925 x 0.17925						
Pixel Format		R.G.B. Vertic	R.G.B. Vertical Stripe					
Display Mode		Normally Bla	ck					
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 points average) 270 min. (5 points average)						
Luminance Uniformity		1.25 max. (5 points)						
Contrast Ratio		800:1 typ						
Response Time	[ms]	25 typ						
Nominal Input Voltage VDD	[Volt]	+3.3 typ.						
Power Consumption	[Watt]	6.2. (Include Logic and Blu power)						
Weight	[Grams]	400 max						
Physical Size			Min.	Тур.	Max.			
Include bracket	f	Length	366.13	366.38	366.63			
	[mm]	Width	220.58	220.83	221.08			
		Thickness	-	-	4.2			
Electrical Interface		2 Lane eDP						
Glass Thickness	[mm]	0.5						
Surface Treatment		Glare						
Support Color		262K colors (RGB 6-bit)						
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60						
RoHS Compliance		RoHS Compliance						



AU OPTRONICS CORPORATION


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	270	300	-	cd/m²	1, 4, 5.
	Viewing Angle		Horizontal (Right)	80	85	-	degre	
Viewing Ar	nale	θL	CR = 10 (Left)	80	85	-	е	4.0
Viewing Angle		Ψн	Vertical (Upper)	80	85	-		4, 9
		ΨL	CR = 10 (Lower)	80	85	=		
Luminance Un	iformity	δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio CR			-	800	ı		4, 6	
Cross talk		%				4		4, 7
Response Time		T _{RT}	Rising + Falling	-	25	16	msec	4, 8
Kesponse III	Red	Rx		0.615	0.645	0.675		
	Red	Ry		0.305	0.335	0.365		
	Croon	Gx		0.283	0.313	0.343		
Color /	Green	Gy		0.584	0.614	0.644		
Chromaticity Coodinates		Bx	CIE 1931	0.122	0.152	0.182		4
	Blue	Ву		0.030	0.060	0.090		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		_	72	-		

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	= `	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points


Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



AU OPTRONICS CORPORATION

lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)

AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions					
Operating	TOP	0	+50	[°C]	Note 4					
Operation Humidity	HOP	5	95	[%RH]	Note 4					
Storage Temperature	TST	-20	+60	[°C]	Note 4					
Storage Humidity	HST	5	95	[%RH]	Note 4					

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	1.6	[Watt]	Note 1
IDD	IDD Current	-	-	230	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition





Vin rising time




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link								
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		٧				
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV				

Fallow as VESA display port standard V1.1a



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display port AUX_CH					
		Min	Тур	Max	unit	
VCM	AUX DC Common Mode Voltage		0		٧	
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧	

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a.



AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	4.6	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5	12	21	[Volt]	
LED Enable Input High Level		1.8			[Volt]	
LED Enable Input Low Level	VLED_EN			0.5	[Volt]	Define as
PWM Logic Input High Level		1.8			[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN			0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.

Note 2: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G E	B R G B
				1	
	1			1	
			,		
		· ·			
			i	1	
	'	'	1	1	'
1080th Line	R G B	R G B		R G E	R G B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-040E-12R or compatible
Mating Housing/Part Number	IPEX 20453-040E-12 or compatible



Product Specification AU OPTRONICS CORPORATION

6.2.2 Pin Assignment (2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

1 DCR. EN Dynamic Contrast Ratio Input Level 2 H_GND High Speed Ground 3 Lanel N Comp Signal Lane I 4 Lanel P True Signal Link Lone I 5 H_GND High Speed Ground 6 Laneo, N Comp Signal Link Lone 0 7 Laneo, P True Signal Link Lone 0 8 H_GND High Speed Ground 9 AUX_CH_P True Signal Link Lone 0 10 AUX_CH_P True Signal Auxiliary Ch. 110 AUX_CH_N Comp Signal Auxiliary Ch. 111 H_GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD_GND LCD logic and driver ground 17 HPD HPD Signale pin 18 BL_GND Backlight_ground 19 BL GND Backlight_ground 20 BL GND Backlight_ground 21 BL GND Backlight_ground 22 BL GND Backlight_ground 23 BL FND Backlight_ground 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL PWR Backlight power (5V~21V) 27 BL PWR Backlight power (5V~21V) 28 BL PWR Backlight power (5V~21V) 29 BL PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved)	PIN NO	Comple of	F. making
2	PIN NO	Symbol	Function Discourse Contract Paris Insert Land
3 Lanel_N Comp Signal Lane I 4 Lanel P True Signal Link Lane I 5 H_GND High Speed Ground 6 Lane0_N Comp Signal Link Lane 0 7 Lane0_P True Signal Link Lane 0 8 H_GND High Speed Ground 9 AUX_CH_P True Signal Link Lane 0 10 AUX_CH_N Comp Signal Link Lane 0 11 H_GND High Speed Ground 12 LCD_VCC LCD LCD Logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self Test or NC LCD logic and driver power 15 LCD_Self Test or NC LCD logic and driver ground 16 LCD_GND LCD logic and driver ground 17 HPD HPD Signale pin 18 B_GND Backlight ground 19 B_GND Backlight ground 20 B_GND Backlight ground 21 B_GND Backlight ground 22 B_GND Backlight ground 23 B_DWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 B_DWR Backlight power (5V~21V) 27 B_DWR Backlight power (5V~21V) 28 B_DWR Backlight power (5V~21V) 29 B_DWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved)	1		, and the second
4 Lanel P True Signal Link Lane I 5 H_GND High Speed Ground 6 Lanel N Comp Signal Link Lane 0 7 Lanel P True Signal Link Lane 0 8 H_GND High Speed Ground 9 AUX CH P True Signal Auxiliary Ch. 10 AUX CH N Comp Signal Auxiliary Ch. 11 H_GND High Speed Ground 12 LCD_VCC LCD lagic and driver power 13 LCD_VCC LCD lagic and driver power 14 LCD_Self_Test or NC LCD lagic and driver ground 15 LCD_GND LCD lagic and driver ground 16 LCD_GND LCD lagic and driver ground 17 HPD HPD Signale pin 18 BL_GND Backlight ground 19 BL_GND Backlight ground 20 BL_GND Backlight ground 21 BL_GND Backlight ground 21 BL_GND Backlight ground 22 BL_GND Backlight ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved)			
5 H_GND High Speed Ground 6 LaneO_N Comp Signal Link Lane 0 7 LaneO_P True Signal Link Lane 0 8 H_GND High Speed Ground 9 AUX_CH_P True Signal Auxiliary Ch. 10 AUX_CH_N Comp Signal Auxiliary Ch. 11 H_GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD_GND LCD_logic and driver ground 16 LCD_GND LCD_logic and driver ground 17 HPD HPD_signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)		•	
6 LaneO N Comp Signal Link Lane 0 7 LaneO_P True Signal Link Lane 0 8 H_GND High Speed Ground 9 AUX_CH_P True Signal Auxiliary Ch. 10 AUX_CH_N Comp Signal Auxiliary Ch. 11 H_GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD logic and driver power 15 LCD_GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight ground 19 BL_GND Backlight ground 20 BL_GND Backlight ground 21 BL_GND Backlight ground 22 BL_Enable Backlight ground 23 BL_FND Backlight ground 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 38 BL_PWR Backlight power (5V~21V) 39 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)		_	
7 LaneQ P True Signal Link Lane 0 8 H GND High Speed Ground 9 AUX CH P True Signal Auxiliary Ch. 10 AUX CH N Comp Signal Auxiliary Ch. 11 H GND High Speed Ground 12 LCD VCC LCD logic and driver power 13 LCD VCC LCD logic and driver power 14 LCD Self Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD Signale pin 18 BL GND Backlight ground 19 BL GND Backlight ground 20 BL GND Backlight ground 21 BL GND Backlight ground 22 BL Enable Backlight ground 22 BL Finable Backlight ground 23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL PWR Backlight power (5V-21V) 27 BL PWR Backlight power (5V-21V) 28 BL PWR Backlight power (5V-21V) 29 BL PWR Backlight power (5V-21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)			<u> </u>
8 H GND High Speed Ground 9 AUX CH P True Signal Auxiliary Ch. 10 AUX CH N Comp Signal Auxiliary Ch. 11 H GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self_Test Enable (Optional) 15 LCD_GND LCD logic and driver ground 16 LCD_GND LCD logic and driver ground 17 HPD HiPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 22 BL_Enable Backlight on / Off 23 BL_Enable Backlight On / Off 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)		_	
9 AUX CH_P True Signal Auxiliary Ch. 10 AUX CH_N Comp Signal Auxiliary Ch. 11 H GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD_GND LCD logic and driver ground 16 LCD_GND LCD logic and driver ground 17 HPD HIPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight ground 22 BL_Enable Backlight ground 22 BL_Enable Backlight On / Off 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)		_	
10 AUX CH_N Comp Signal Auxiliary Ch. 11 H_GND High Speed Ground 12 LCD VCC LCD logic and driver power 13 LCD VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self_Test_Enable_(Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUD TEST only 25 NC Reverse for AUD TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)		_	
11 H_GND High Speed Ground 12 LCD VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)			
12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 30 NC No Connect (Reserved) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved)			
13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_or / Off 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)			
14 LCD_Self_Test or NC LCD Panel Self Test Enable (Optional) 15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight_ground 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved)			
15 LCD GND LCD logic and driver ground 16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL GND Backlight ground 19 BL GND Backlight ground 20 BL GND Backlight ground 21 BL GND Backlight ground 22 BL Enable Backlight ground 23 BL PWN DIM 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL PWR Backlight power (5V~21V) 27 BL PWR Backlight power (5V~21V) 28 BL PWR Backlight power (5V~21V) 29 BL PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35		_	
16 LCD GND LCD logic and driver ground 17 HPD HPD signale pin 18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight ground 22 BL_Enable Backlight ground 23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37			LCD Panel Self Test Enable (Optional)
17 HPD HPD signale pin 18 BL GND Backlight ground 19 BL_GND Backlight ground 20 BL GND Backlight ground 21 BL GND Backlight ground 22 BL Enable Backlight On / Off 23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	15	LCD GND	LCD logic and driver ground
18 BL_GND Backlight_ground 19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight On / Off 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved)		LCD GND	LCD logic and driver ground
19 BL_GND Backlight_ground 20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight On / Off 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved)	17	HPD	HPD signale pin
20 BL_GND Backlight_ground 21 BL_GND Backlight_ground 22 BL_Enable Backlight On / Off 23 BL_PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V-21V) 27 BL_PWR Backlight power (5V-21V) 28 BL_PWR Backlight power (5V-21V) 29 BL_PWR Backlight power (5V-21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved) 30 NC No Connect (Reserved) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved)	18	BL_GND	Backlight_ground
21 BL_GND Backlight_ground 22 BL_Enable Backlight On / Off 23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 40 No Connect (Reserved)	19	BL_GND	
22 BL_Enable Backlight On / Off 23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	20	BL_GND	Backlight_ground
23 BL PWM DIM System PWM signal Input 24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL PWR Backlight power (5V~21V) 27 BL PWR Backlight power (5V~21V) 28 BL PWR Backlight power (5V~21V) 29 BL PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved)	21	BL_GND	Backlight_ground
24 NC Reverse for AUO TEST only 25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	22	BL_Enable	Backlight On / Off
25 NC Reverse for AUO TEST only 26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 39 NC No Connect (Reserved)	23	BL PWM DIM	System PWM signal Input
26 BL_PWR Backlight power (5V~21V) 27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	24	NC	Reverse for AUO TEST only
27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) No Connect (Reserved) No Connect (Reserved)	25	NC	Reverse for AUO TEST only
27 BL_PWR Backlight power (5V~21V) 28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) No Connect (Reserved)	26	BL_PWR	Backlight power (5V~21V)
28 BL_PWR Backlight power (5V~21V) 29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) No Connect (Reserved)	27	BL PWR	
29 BL_PWR Backlight power (5V~21V) 30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) No Connect (Reserved) No Connect (Reserved)	28	BL PWR	
30 NC No Connect (Reserved for CM) 31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) No Connect (Reserved) No Connect (Reserved)	29	BL PWR	
31 NC No Connect (Reserved) 32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	30	NC	
32 NC No Connect (Reserved) 33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 40 No Connect (Reserved)			
33 NC No Connect (Reserved) 34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	32		
34 NC No Connect (Reserved) 35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 40 No Connect (Reserved)	33	NC	No Connect (Reserved)
35 NC No Connect (Reserved) 36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 40 No Connect (Reserved)	34		
36 NC No Connect (Reserved) 37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 40 No Connect (Reserved)	35		
37 NC No Connect (Reserved) 38 NC No Connect (Reserved) 39 NC No Connect (Reserved) 40 No Connect (Reserved)	36		
38 NC No Connect (Reserved) 39 NC No Connect (Reserved)	37		
39 NC No Connect (Reserved)	38		
40	39		
	40		

Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parar	meter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	- 60 -		-	Hz
Clock frequency		1/ T _{Clock}	•	141	-	MHz
	Period	T _V	1090	1116	3080	
Vertical	Active	T _{VD}			T Line	
Section	Blanking	T∨B	10	36	2000	
	Period	T _H	2000	2104	2320	
Horizontal Section	Active	T _{HD}		1920		T Clock
	Blanking	Т нв	80	184	400	

Note 1: DE mode only


Note 2 : The maximum clock frequency = (960+B)*(1080+A)*60 < 80MHz



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	D!4!	David Ive		Limits	;	Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
17	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.




Product Specification AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	_
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

• Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




8. Mechanical Characteristics

8.1 LCM Outline Dimension









Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

N03 V0 Document Version : 0.1 Page 26 of 32



Product Specification AU OPTRONICS CORPORATION

9. Shipping and Package

9.1 Shipping Label Format



Manufactured YY/WW Model No: B156HAN03.0 **AU Optronics** MADE IN CHINA (\$01)

H/W:1A F/W:1

C 队 US E204356









Product Specification AU OPTRONICS CORPORATION

9.2 Carton Package





9.3 Shipping Package of Palletizing Sequence





Product Specification AU OPTRONICS CORPORATION

10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	111111111	255	
02		FF	111111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	111111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
ОВ	hex, LSB first	30	00110000	48	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
OF		00	00000000		
10	Week of manufacture	21	00100001	33	
11	Year of manufacture	17	00010111	23	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010		
16	Max V image size (rounded to cm)		00010011	19	
17	Display Gamma (=(gamma*100)-100)		01111000		
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	E2	11100010		
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101		
1B	Red x (Upper 8 bits)	A3	10100011	163	
1C	Red y/ highER 8 bits		01010100		
1D	Green x		01010100		
1E	Green y	99	10011001	153	
1F	Blue x	26	00100110	38	
20	Blue y	OF	00001111	15	
21	White x	50	01010000		
22	White y	54	01010100	84	
23	Established timing 1		00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing 5	01	00000000	1	
27	Statidata littiing #1	01	00000001	1	
28	Standard timing #2	01	00000001	1	
28 29	Sidhadid IIIIIIII #2	01	00000001	1	
29 2A	Standard timing #2	01	00000001	1	
ZA	Standard timing #3 3 V0 Document Version : 0.1	UI			Page 30 of



2в		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	J	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	<u> </u>	01	00000001	1	
32	Standard timing #7	01	00000001	1	
33	<u> </u>	01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	В8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	24	00100100	36	
3D	Vert Act: Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset: VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	В8	10111000	184	
49	descriptor #2	24	00100100	36	
4A		80	10000000	128	
4B		В8	10111000	184	
4C		70	01110000	112	
4D		38	00111000	56	
4E		24	00100100	36	
4F		40	01000000	64	
50		10	00010000	16	
51		10	00010000	16	
52		3E	00111110	62	
53		00	00000000	0	
54		58	01011000	88	
55		C1	11000001	193	
56		10	00010000	16	
57		00	00000000	0	
58		00	00000000	0	
59		18	00011000	24	



5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	111111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	48	01001000	72	H
76	Manufacture P/N	41	01000001	65	A
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48 51	0 3
79	Manufacture P/N Manufacture P/N	2E	00110011	51 46	S S
7A 7B	Manufacture P/N Manufacture P/N	30	00101110	48	0
7C	Mandacidle F/N	20	00110000	32	U
7D		0A	00001010	10	
7E 7E	Extension Flag	00	00000000	0	
7F	Checksum		11011001	217	