

Doc. Number:

Tentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: N156HCA SUFFIX: EN1 Rev.C1 (SD10X81515)

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your consignature and comments.	confirmation with your

Approved By	Checked By	Prepared By
許君逑	龔恬永	張志誠

Version 3.0 15 May 2020 1 / 51 The copyright



CONTENTS

1. GENERAL DESCRIPTION	
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	6
2.1 CONNECTOR TYPE	6
3. ABSOLUTE MAXIMUM RATINGS	7
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
3.2 ELECTRICAL ABSOLUTE RATINGS	7
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	
4.2 INTERFACE CONNECTIONS	
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	14
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	15
4.4.1 ELECTRICAL SPECIFICATIONS	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
4.7 MOMENTARY VOLTAGE DROPS	20
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	25
7. PACKING	26
7.1 MODULE LABEL	26
7.2 CARTON	28
7.3 PALLET	29
7.4 UN-PACKAGING METHOD	30
8. PRECAUTIONS	31
8.1 HANDLING PRECAUTIONS	31
8.2 STORAGE PRECAUTIONS	31
8.3 OPERATION PRECAUTIONS	31
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	35



Appendix. SYSTEM COVER DESIGN GUIDANCE	38
Appendix. LCD MODULE HANDLING MANUAL	47

Version 3.0 15 May 2020 3 / 51 The copyright



REVISION HISTORY

Version	Date	Page	Description
3.0	May.15,2020	All	Spec Ver. 3.0 was first issued.
3.0	May. 15,2020	All	Packaging method (7.2) is different from Ver.2.0

Version 3.0 15 May 2020 4 / 51



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156HCA-EN1 is a 15.6" (15.6" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920x1080 FHD mode and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	15.6 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.17925 (H) x 0.17925 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216	color	-
Interface	eDP1.2	-	-
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	300	Cd/m2	
Color Gamut	100 (Typ)	%(sRGB)	
Power Consumption	Total 4.27W (Max.) @ cell 0.85 W (Max.), BL 3.42W	(Max.)	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas **Mosaic** pattern is displayed.

Note (2) Display port interface signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2 (eDP1.2). There are many optional items described in eDP1.2. If some optional item is requested, please contact us.

Version 3.0 15 May 2020 5 / 51 The copyright



2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note	
	Horizontal (H)	350.36	350.66	350.96	mm		
Module Size	Vertical (V) (w/o PCB)	204.95	205.25	205.55	mm	(1)(2)(3)	
	Thickness (T) (w/o PCB)	-	2.45	2.60	mm		
Active Area	Horizontal	-	344.16	-	mm		
Active Area	Vertical	-	193.59	-	mm		
Weight		-	275	280	g		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly



2.1 CONNECTOR TYPE

Please refer appendix outline drawing for detail design.

Connector Part No.: IPEX-20455-030E-76

User's connector Part No.: IPEX-20453-030T-03

Version 3.0 15 May 2020 6 / 51 The copyright




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
item		Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

- Note (1) (a) 95 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

 Version 3.0
 15 May 2020
 7 / 51
 The copyright



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2 INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	BIST_EN	Panel Built In Self Test Enable	Note (2)
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	

Version 3.0 15 May 2020 **8 / 51** The copyright



25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Note (2) The setting of BIST function are as follows.

Pin	Enable	Disable
BIST_EN	High Level	Low Level or Open

Version 3.0 15 May 2020 9 / 51 The copyright



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Doromot		Cymphol		Value		Lloit	Note	
Paramet	eı	Symbol	Min.	Тур.	Max.	Unit	INOLE	
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)	
Ripple Voltage		V_{RP}	-	50	-	mV	(1)	
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)	
Power Supply Current	Mosaic			240	257	mA	(3)a	
	Black	lcc		220	250	mA	(3)	
	Solid pattern			372	424	mA		
HPD Impedance		R _{HPD}	30K	-	-		(4)	
HPD	High Level		2.25	-	2.75	V	(5)	
INPU	Low Level		0	-	0.4	V	(5)	
DICT EN	High Level		3.0	-	3.6	V		
BIST_EN	Low Level		0	-	0.6	V		

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.



Version 3.0 15 May 2020 10 / 51 The copyright




VCCS rising time is 0.5ms



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



b. The Solid Pattern is the largest one of R/G/B pattern

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 3.0 15 May 2020 11 / 51 The copyright




4.3.2 LED CONVERTER SPECIFICATION

Dozen		Cumb al		Value		l lait	Note
Parar	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input Power Supply Voltage		LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	rrent	ILED _{RUSH}	-	-	1.5	А	(1)
LED_EN Control	Backlight On		2.2	-	3.6	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R _{LED_EN}	30K	-	-	ohm	(4)
DWM 0	PWM High Level		2.2	-	3.6	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		1	-	100	%	(5)
PWM Control Permi Voltage	ssive Ripple	VPWM_pp	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	-	-	272	286	mA	(3)
LED dimming contr	•			DC Mode			

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, $f_{PWM} = 200 \text{ Hz}$, Duty=100%.



Version 3.0 15 May 2020 12 / 51 The copyright



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$

 $N: \mathsf{Integer} \ (N \ge 3)$
 $f: \mathsf{Frame} \ \mathsf{rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 15 May 2020 13 / 51 The copyright




4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, {}^{\circ}C$

Doromotor	Cumahal		Value		l lmit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit		
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(1)(2)(Duty100%	
LED Light Bar Power Supply Current	IL		100		mA)	
Power Consumption	PL		2.9	3.0	W	(3)	
LED Life Time	L_BL	15000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 20 mA(Per EA) until the brightness becomes \leq 50% of its original value.

Version 3.0 15 May 2020 14 / 51 The copyright




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 15 May 2020 15 / 51 The copyright



4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	138.09	138.78	139.47	MHz	-
	Vertical Total Time	TV	1108	1112	1116	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2060	2080	2100	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Tc	-

Refresh rate 50Hz (Power Saving Mode)


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	115.07	115.65	116.22	MHz	-
	Vertical Total Time	TV	1108	1112	1116	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2060	2080	2100	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Tc	-

Refresh rate 48Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	110.47	111.02	111.57	MHz	-
	Vertical Total Time	TV	1108	1112	1116	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2060	2080	2100	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Tc	-

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


INPUT SIGNAL TIMING DIAGRAM



Version 3.0 15 May 2020 16 / 51 The copyright



4.6 POWER ON/OFF SEQUENCE



Version 3.0 15 May 2020 17 / 51 The copyright



Timing Specifications

Parameter	Description	Reqd. By	Val Min	ue Max	Unit	Notes
t1	VCCS Power rail rise time, 10% to 90%	Source	0.5	10	ms	See Note 5 below
t2	Delay from VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display

Version 3.0 15 May 2020 18 / 51 The copyright




						Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	See Note 5 below
t12	VCCS Power off time	Source	500	-	ms	=
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon VCCS power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.
- Note (5) The VCCS power rail is recommended to rise and fall linearly. If not, please contact us to conduct risk assessment.

Version 3.0 15 May 2020 19 / 51 The copyright



4.7 MOMENTARY VOLTAGE DROPS



- (1) When 2.5V \leq Vcc < 3.0V and td \leq 10ms , the unit must work normally when VCC return to 3.0V.
- (2) When Vcc < 2.5V, momentary voltage shall conform to the input voltage sequence.

Version 3.0 15 May 2020 20 / 51 The copyright



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	3.3	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι _L	100 mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Itei	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		900	1200	-	-	(2), (5),(7)
Pagnanaa Tima		T_R		-	11	14	ms	(2) (7)
Response Time	;	T _F		-	9	11	ms	(3),(7)
Average Luminance of White		LAVE		255	300	345	cd/m ²	(4), (6),(7)
	Red	Rx			0.640		-	
	Rea	Ry	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.330		-	
	Croon	Gx	Viewing Normal Angle		0.300		-	
Color	Green	Gy		Тур –	0.600	Typ +	-	(4) (7)
Chromaticity	Blue	Bx		0.03	0.150	0.03	-	(1),(7)
		Ву			0.060		-	
	White	Wx			0.313		-	
	vvnite	Wy			0.329		-	
Color g	gamut	sRGB		96	100		%	(8)
	Harizantal	θ_x +		80	89			
Viewing Angle	Horizontal	θ_{x} -	OD: 40	80	89	-	Dag	(1),(5),
Viewing Angle	Madial	θ_{Y} +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
White Variation		δW_{5p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	80	-	-	%	(5),(6),
		δW_{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	65	-	-	%	(7)

Version 3.0 15 May 2020 21 / 51 The copyright



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 255 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 15 May 2020 22 / 51 The copyright



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$

 $\delta W_{13p} = \{Minimum [L (1) \sim L (13)] / Maximum [L (1) \sim L (13)]\}*100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 15 May 2020 23 / 51 The copyright



Note (8) Definition of color gamut (C.G%):


C.G%= $R G B / R_0 G_0 B_0,*100\%$

 R_0 , G_0 , B_0 : color coordinates of red, green, and blue defined by NTSC & sRGB, respectively.

R, G, B: color coordinates of module on 255 gray levels of red, green, and blue, respectively.

R₀ G₀ B₀: area of triangle defined by R₀, G₀, B₀

R G B: area of triangle defined by R, G, B



Version 3.0 15 May 2020 24 / 51 The copyright



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	(1) (2)
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0 15 May 2020 25 / 51 The copyright



7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



N156HCA-EN1 Rev. C1
XXXXXXXYMDLNNNN



P/N SD10X81515 FRU 5D10X81513



8SSD10X81515C1NBYMDSSSS

- (a) Model Name: N156HCA-EN1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: X X X X X X Y M D L N N N N

 Serial No.

 Product Line

 Year, Month, Date

 INNOLUX Internal Use

 Revision

 INNOLUX Internal Use
- (d) Production Location: MADE IN XXXX.
- (e) UL logo: XXXX especially stands for panel manufactured by INNOLUX China satisfying UL requirement.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

For barcode content

8S SD10X81515 C1NB YMD SSSS

- (a) 8S: Fixed characters.
- (b) **SD10X81515**: Customer part number **SD10X81515**, fixed characters.
- (c) C: Fixed characters
- (d) 1: Revision History, 1~9
- (e) NB or TN: Fixed characters.
- (f) YMD: Production date: Year: 0~9, for 2010~2019



Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Z, for $\mathbf{1}^{st}$ to $\mathbf{31}^{st}$, exclude I , O , Q and U

(g) SSSS: Series number: exclude I , O , Q and U

Version 3.0 15 May 2020 **27 / 51** The copyright



7.2 CARTON

(1)Box Dimensions : 500(L)*370(W)*270(H) (2)20 Modules/Carton




Figure. 7-2 Packing method

Version 3.0 15 May 2020 28 / 51 The copyright



7.3 PALLET




Figure. 7-3 Packing method

Version 3.0 15 May 2020 29 / 51 The copyright



7.4 UN-PACKAGING METHOD




Figure. 7-4 un-packing method

Version 3.0 15 May 2020 30 / 51 The copyright



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 15 May 2020 31 / 51 The copyright



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	20	00100000
11	0B	ID product code (MSB)	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	2D	00101101
17	11	Year of manufacture (fixed year code)	1D	00011101
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("34.416cm")	22	00100010
22	16	Active area vertical ("19.359cm")	13	00010011
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001

Version 3.0 15 May 2020 32 / 51 The copyright



41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	0000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	0000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("138.78MHz")	36	00110110
55	37	# 1 Pixel clock (hex LSB first)	36	00110110
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	ЗА	# 1 H active : H blank	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("10 : 6")	A6	10100110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("344 mm")	58	01011000
67	43	# 1 V image size ("193 mm")	C1	11000001
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 ASCII string Model name	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 Character of Model name ("N")	4E	01001110
78	4E	# 2 Character of Model name ("1")	31	00110001
79	4F	# 2 Character of Model name ("5")	35	00110101
80	50	# 2 Character of Model name ("6")	36	00110110
81	51	# 2 Character of Model name ("H")	48	01001000
82	52	# 2 Character of Model name ("C")	43	01000011
		` '	1	0.4.0.0.0.0.4
83	53	# 2 Character of Model name ("A")	41	01000001
83 84	53 54	# 2 Character of Model name ("A") # 2 Character of Model name ("-")	41 2D	01000001
h		` ,		

Version 3.0 15 May 2020 33 / 51 The copyright




87	57	# 2 Character of Model name ("!")	31	00110001
88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("5")	35	00110101
116	74	# 4 Character of Model name ("6")	36	00110110
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("C")	43	01000011
119	77	# 4 Character of Model name ("A")	41	01000001
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A	# 4 Character of Model name ("N")	4E	01001110
123	7B	# 4 Character of Model name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	BC	10111100

Version 3.0 15 May 2020 34 / 51 The copyright




Appendix. OUTLINE DRAWING




Version 3.0 15 May 2020 35 / 51 The copyright






Version 3.0 15 May 2020 36 / 51 The copyright







DRIVER IC, FPC, AND TOON LOCATIONS SEE NOTES FOR EXPLANATION

NOTES:

1. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT,

NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR
FOREIGN OBJECTS OVER FPC/COF, T-CON AND VR LOCATIONS.

2. LVDS/EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.

3. MODULE FLATNESS SPEC (0.5 mm) MAX. (SPEC. WILL BE MODIFIED AFTER DVT CHECK).

4. "()" MARKS THE REFERENCE DIMENSION.

5.LCD HIGHEST PORTION MUST BE TOP POLARIZER AND OTHER LCM MATERIALS MUST BE LOWER THAN TOP POLARIZER.

THE SOP SHOULD REFER TO "DNO566762" IN INX.

6.MEASUREMENT OF THICKNESS MUST BE MEASURED BY CALIPER OR MICROMETER.

Note. Dimensions measuring instruments as below,


1. Length/ Width/Thickness : Caliper

2. Height : Height gauge

Version 3.0 37 / 51 15 May 2020




Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 3.0 15 May 2020 38 / 51 The copyright





Version 3.0 15 May 2020 39 / 51 The copyright




occur.

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

5 Interference examination of antenna cable and Web Cam wire


- To prevent panel damage, we suggest using CCD FPC to replace CCD cable
- Using double tape to fix LCM module for no bracket design.



If the antenna cable or Web Cam wire must overlap with the panel outline, both sides of the antenna cable or Web Cam wire must have a sponge(Sponge material can not contain NH3) and sponge require higher antenna cable or Web Cam wire.(Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

6 System rear-cover inner surface examination




Definition

Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.


Version 3.0 15 May 2020 40 / 51 The copyright






Version 3.0 15 May 2020 41 / 51 The copyright






Version 3.0 15 May 2020 42 / 51 The copyright









Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.

Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.


The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer


Version 3.0 44 / 51 15 May 2020





Version 3.0 15 May 2020 45 / 51 The copyright





Version 3.0 15 May 2020 46 / 51 The copyright



Appendix. LCD MODULE HANDLING MANUAL

This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 1. Unpacking Open carton Remove EPE Cushion















Open plastic bag

Cut Adhesive Tape

Remove EPE Cushion

2. Panel Lifting





Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Version 3.0 15 May 2020 47 / 51 The copyright



3. Do and Don't

Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

Lifting with one hand.




Handle at PCBA side.



Don't:

Stack panels.




Press panel.



Don't:

- Put foreign stuff onto panel



Put foreign stuff under panel



Version 3.0 15 May 2020 48 / 51 The copyright



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

Twist panel.




Version 3.0 15 May 2020 49 / 51 The copyright



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

Remove panel protector film starts from pull tape



Don't:

 Remove panel protector film From film another side.



Version 3.0 15 May 2020 50 / 51 The copyright



Don't:

Touch or Press PCBA Area.





Version 3.0 15 May 2020 51 / 51 The copyright