

Doc. Number:☐ Tentative Specification☐ Preliminary Specification☐ Approval Specification

# MODEL NO.: N140BGE SUFFIX: E53

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your corsignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By

Version 3.0 21 November 2016 1 / 48



# 群創光電 PRODUCT SPECIFICATION

## **CONTENTS**

<b>Apper</b>	ndix. LCD MODULE HANDLING MANUAL	44
	ndix. SYSTEM COVER DESIGN GUIDANCE	
	ndix. OUTLINE DRAWING	
	ndix. EDID DATA STRUCTURE	
	3 OPERATION PRECAUTIONS	
	2 STORAGE PRECAUTIONS	
	1 HANDLING PRECAUTIONS	
	ECAUTIONS	
7.:	5 UN-PACKAGING METHOD	29
7.4	4 PALLET	28
	3 CARTON	
	2 DELL Carton LABEL	
	1 MODULE LABEL	
	CKING	
	LIABILITY TEST ITEM	
	2 OPTICAL SPECIFICATIONS	
	1 TEST CONDITIONS	
	TICAL CHARACTERISTICS	
	6 POWER ON/OFF SEQUENCE	
1	5 DISPLAY TIMING SPECIFICATIONS	
	4.4.2 COLOR DATA INPUT ASSIGNMENT	
т.	4.4.1 ELECTRICAL SPECIFICATIONS	
4 4	4 INPUT SIGNAL TIMING SPECIFICATIONS	
	4.3.3 BACKLIGHT UNIT	
	4.3.2 LED CONVERTER SPECIFICATION	11
	4.3.1 LCD ELETRONICS SPECIFICATION	9
4	3 ELECTRICAL CHARACTERISTICS	9
	2 INTERFACE CONNECTIONS	
	1 FUNCTION BLOCK DIAGRAM	
4. ELE	ECTRICAL SPECIFICATIONS	7
	3.2.1 TFT LCD MODULE	6
	2 ELECTRICAL ABSOLUTE RATINGS	
	1 ABSOLUTE RATINGS OF ENVIRONMENT	
	SOLUTE MAXIMUM RATINGS	
	1 CONNECTOR TYPE	
	CHANICAL SPECIFICATIONS	
1 1	2 GET RETURE OF EATH TOTAL COMMISSION OF THE STREET	
	1 OVERVIEW2 GENERAL SPECIFICATIONS	



# 群創光電 PRODUCT SPECIFICATION

#### **REVISION HISTORY**

Version	Date	Page	Description		
3.0	2016.11.01	ALL	Approval Specification Ver.3.0 was first issued.		

Version 3.0 21 November 2016 3 / 48



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N140BGE-E53 is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note	
Screen Size	14.0" diagonal	inch		
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1366 x R.G.B. x 768	pixel	-	
Pixel Pitch	0.2265 (H) x 0.2265 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	262,144	color	-	
Transmissive Mode	Normally white	-	-	
Surface Treatment	Hard coating (3H), Anti-Glare	-	-	
Luminance, White	200	Cd/m2		
Power Consumption	mption Total 2.79W (Max.)@cell 0.7W (Max.), BL 2.09W (Max.)			

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas BLACK pattern is displayed.

Version 3.0 21 November 2016 4 / 48




#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Glass	Thickness		0.4		mm	
Polarizer	Thickness		0.135		mm	
	Horizontal (H)	319.9	320.4	320.9	mm	
	Vertical (V) w/o PCB and Hinge	186.6	187.1	187.6	mm	
Module Size	Vertical (V) with PCB w/o Hinge	-	(188.2)	-	mm	(1) (2)
	Thickness (T) w/o sponge	-	-	3.0	mm	(2)
	Thickness (T) with sponge	-	-	-	mm	
Dozel Area	Horizontal	312.4	312.7	313.0	mm	
Bezel Area	Vertical	177.05	177.25	177.45	mm	
Active Area	Horizontal	-	309.399	-	mm	
	Vertical	-	173.952	-	mm	
V	/eight	-	276	290	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



#### 2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX 20455-030E-76

User's connector Part No: IPEX 20453-030T- 03

Version 3.0 21 November 2016 5 / 48




#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max.
  - (b) Wet-bulb temperature should be 39 °C Max.
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

#### **Relative Humidity (%RH)**



#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	4	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	4	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 21 November 2016 6 / 48



#### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2 INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	CABC_EN	CABC Enable Input	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for LCD test)	
4	NC	No Connection (Reserved for LCD test)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	BIST	LCD Panel Self Test Enable	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	

Version 3.0 21 November 2016 7 / 48



25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	BL Power	Support 5.0 ~ 21V
27	LED_VCCS	BL Power	Support 5.0 ~ 21V
28	LED_VCCS	BL Power	Support 5.0 ~ 21V
29	LED_VCCS	BL Power	Support 5.0 ~ 21V
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Note (2) The setting of CABC function is as follows.

_		
Pin	Enable	Disable
CABC_EN	Hi	Lo or Open
BIST_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.

Version 3.0 21 November 2016 **8 / 48** 



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level		2.25	-	2.75	V	(6)
INFU	Low Level		0	-	0.4	V	(6)
HPD Impedance	HPD Impedance		30K			ohm	(5)
Ripple Voltage		$V_{RP}$	-	50	-	mV	(1)
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)
Dower Supply Current	Mosaic	lcc		183	212	mA	(3)a
Power Supply Current	Black	icc		183	212	mA	(3)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.

Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.




#### VCCS rising time is 0.5ms

Version 3.0 21 November 2016 9 / 48





- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and fv = 60 Hz, whereas a specified power dissipation check pattern is displayed.
  - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power.

  Test conditions are as follows.
  - (a) VCCS = 3.3 V, Ta =  $25 \pm 2 \,^{\circ}\text{C}$ ,  $f_v = 60 \,\text{Hz}$ ,
  - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
  - (c) Luminance: 60 nits
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (6) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action

Version 3.0 21 November 2016 10 / 48




#### **4.3.2 LED CONVERTER SPECIFICATION**

Parameter		Symbol		Value		Unit	Note
Palai	rietei	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)
LED_EN Control	Backlight On	-	2.2	-	3.6	V	(4)
Level	Backlight Off	-	0	-	0.6	V	(4)
LED_EN Impedance		R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
DWM Control Lovel	PWM High Level		2.2	-	3.6	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f <sub>PWM</sub>	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	130	164	174	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.



Version 3.0 21 November 2016 11 / 48



#### VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{PWM} \le (N+0.66)*f$$
  
 $N: Integer \ (N \ge 3)$   
 $f: Frame rate$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta =  $25 \pm 2$  °C, fPWM = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 21 November 2016 12 / 48




#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Doromotor	Cymahal		Value	l lmit	Note	
Parameter	Symbol	Min.	Тур. Мах.			
LED Light Bar Power Supply Voltage	VL	23.4	26.1	27	٧	(4)(2)(D. ±.4000()
LED Light Bar Power Supply Current	lL	-	61.5	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	1.629	1.685	W	(3)
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> = 20.5 mA(Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 3.0 21 November 2016 13 / 48




#### 4.4 INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1) Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



Note (2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



Note (3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C\_ML\_Source) should be placed on the source device.



Note (4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 21 November 2016 14 / 48



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[	Data	Sign	al							
	Color			Re	ed					Gre	en					Bl	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	-	;	:		:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	1	:			:					:	:	:				:	:		
Of	: Dlug(61)	:					-				-				;	;			;
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	U	0	U	U	0	U	U	0	ı	l	I	I	ı	ı

Note (1) 0: Low Level Voltage, 1: High Level Voltage



#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	75.17	75.55	75.92	MHz	-
	Vertical Total Time	TV	796	800	804	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1552	1572	1592	Тс	-
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	206	TH-THD	Tc	-

#### Refresh Rate 48Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	60.13	60.44	60.74	MHz	(1)
	Vertical Total Time	TV	796	800	804	TH	(1)
	Vertical Active Display Period	TVD	768	768	768	TH	(1)
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	(1)
DE	Horizontal Total Time	TH	1552	1572	1592	Тс	(1)
	Horizontal Active Display Period	THD	1366	1366	1366	Тс	(1)
	Horizontal Active Blanking Period	THB	TH-THD	206	TH-THD	Tc	(1)

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.

#### **INPUT SIGNAL TIMING DIAGRAM**




Version 3.0 21 November 2016 16 / 48



#### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.



Version 3.0 21 November 2016 **17 / 48** 



#### Timing Specifications:

Parameter	Description	Reqd.	Va	lue	Unit	Notes	
	Description	Ву	Min	Max	Offic	Notes	
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	- A (	
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)	
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)	
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize	
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol	
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization	
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video	
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable	
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)	
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source	
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-	
t12	VCCS Power off time	Source	500	-	ms	-	
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-	
t <sub>B</sub>	LED power rail fall time, 90% to	Source	0	10	ms	-	

Version 3.0 21 November 2016 18 / 48



	10%					
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
$t_D$	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	0	ı	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on. Before LCD\_VCCS and LED VCCS are ready, it is recommended to pull down the backlight control signals
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max

Version 3.0 21 November 2016 19 / 48



#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V <sub>CC</sub>	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	Ι <sub>L</sub>	61.5	mA				


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	n	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio Response Time		CR		400	500	ı	ı	(2), (5),(7)
		$T_R$		-	3	8	ms	(3) (7)
		$T_{F}$		-	7	12	ms	(3),(7)
Average Lumina	ance of White	Lave		170	200	-	cd/m <sup>2</sup>	(4), (6),(7)
	Red	Rx	0.00.0		0.575		-	
	Neu	Ry	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.335		-	
	Green	Gx	Viewing Normal Angle		0.327		-	(1),(7)
Color		Gy		Тур –	0.580	Typ +	-	
Chromaticity	Blue	Bx		0.03	0.157	0.03	-	
		Ву			0.137		-	
	White	Wx			0.313		-	
	VVIIILE	Wy			0.329		-	
Color gamut		C.G		42	45		%	(8)
	Horizontal	$\theta_{x}$ +		40	45			
Viouring Angle	Horizoniai	$\theta_{x}$ -	CD> 10	40	45	İ	Dog	(1),(5),
Viewing Angle			CR≥10	15	20	-	Deg.	(7)
	Vertical	θ <sub>Y</sub> -		40	45	-		
White Variation		$\delta W_{5p}$	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	90	-	%	(5),(6),
		δW <sub>13p</sub>	$\theta_{x}$ =0°, $\theta_{Y}$ =0°	65	75	-	%	(7)

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time  $(T_R, T_F)$ :



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 21 November 2016 21 / 48




#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



#### Note (6) Definition of White Variation (δW):

$$\begin{split} &\text{Measure the luminance of gray level 63 at 5 points / 13 points} \\ &\delta W_{5p} = \{\text{Minimum [L (1) ~ L (5)] / Maximum [L (1) ~ L (5)]} *100\% \\ &\delta W_{13p} = \{\text{Minimum [L (1) ~ L (13)] / Maximum [L (1) ~ L (13)]} *100\% \end{split}$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 21 November 2016 22 / 48



Note (8) Definition of color gamut (C.G%):


C.G%= RGB/ R0G0B0,\*100%

R0, G0, B0: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

R0 G0 B0 : area of triangle defined by R0, G0, B0

R G B: area of triangle defined by R, G, B



Version 3.0 21 November 2016 23 / 48



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, $\pm 8$ KV Condition 2 : Air Discharge, $\pm 15$ KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0 21 November 2016 24 / 48




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140BGE-E53
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.




Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL Logo: XXXX is UL factory ID.
- (f) Dell 2D label contains information as below:



- (f-2) Production location: Made in XXXX.
- (f-3) ZZZ:Revision code: X00, X10, X20, A00..etc.


Version 3.0 21 November 2016 25 / 48



BUILD PHASE	REVISION
SST (WS)	X00, X01, X02, X09
PT (ES)	X10, X11, X12, X19
ST (CS)	X20, X21, X23, X29
XB (MP)	A00, A01, A02, A99

#### 7.2 DELL Carton LABEL

Dell carton label contains information as below:



(a) PKG ID: 04688-70896-YMD-XXXXXX-0SSSS-ZZ

Dell P/N
Serial numbers.
Production Year, Month, Date
Manufacturing ID

(b) Production location: Made in XXXX.(c) Revision code: X00, X10, X20, A00..etc.

(d) BOX Quantity: ZZ

Version 3.0 21 November 2016 26 / 48



#### 7.3 CARTON

- (1)Box Dimensions: 435(L)\*350(W)\*320(H)
- (2)20 Module/Carton




Figure. 7-1 Packing method

Version 3.0 21 November 2016 27 / 48



# 群創光電 PRODUCT SPECIFICATION

#### 7.4 PALLET




Figure. 7-2 Packing method



#### 7.5 UN-PACKAGING METHOD




Figure. 7-3 Un-packing method

Version 3.0 21 November 2016 29 / 48



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 21 November 2016 30 / 48



#### **Appendix. EDID DATA STRUCTURE**

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
Ó	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	ID system manufacturer name ("CMN")	0D	00001101
9	9	ID system manufacturer name	AE	10101110
10	0A	ID system Product Code (LSB)	D1	11010001
11	0B	ID system Product Code (MSB)	14	00010100
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13	0D	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14	0E	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16	10	Week of manufacture (fixed week code)	12	00010010
17	11	Year of manufacture (fixed year code)	1A	00011010
18	12	Version=1	01	00000001
19	13	Revision=4	04	00000100
20	14	Vedio Input Definition	95	10010101
21	15	Active area horizontal ("30.9399cm")	1F	00011111
22	16	Active area vertical ("17.3952cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	7E	01111110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	45	01000101
27	1B	Rx=0.575	93	10010011
28	1C	Ry=0.335	55	01010101
29	1D	Gx=0.327	53	01010011
30	1E	Gy=0.580	94	10010100
31	1F	Bx=0.157	28	00101000
32	20	By=0.137	23	00100011
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001

Version 3.0 21 November 2016 31 / 48



# 群創光電 PRODUCT SPECIFICATION

40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	0000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("75.55MHz")	83	10000011
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("206")	CE	11001110
58	3A	# 1 H active : H blank	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank	30	00110000
62	3E	# 1 H sync offset ("68")	44	01000100
63	3F	# 1 H sync pulse width ("45")	2D	00101101
64	40	# 1 V sync offset : V sync pulse width ("4 : 7")	47	01000111
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("309 mm")	35	00110101
67	43	# 1 V image size ("173 mm")	AD	10101101
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 1 Pixel clock ("60.44MHz")	9C	10011100
73	49	# 2 Pixel clock (hex LSB first)	17	00010111
74	4A	# 2 H active ("1366")	56	01010110
75	4B	# 2 H blank ("206")	CE	11001110
76	4C	# 2 H active : H blank	50	01010000
77	4D	# 2 V active ("768")	00	00000000
78	4E	# 2 V blank ("32")	20	00100000
79	4F	# 2 V active : V blank	30	00110000
80	50	# 2 H sync offset ("68")	44	01000100
81	51	# 2 H sync pulse width ("45")	2D	00101101
82	52	# 2 V sync offset : V sync pulse width ("4 : 7")	47	01000111
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("309 mm")	35	00110101
85	55	# 2 V image size ("173 mm")	AD	10101101

Version 3.0 32 / 48 21 November 2016




# 群創光電 PRODUCT SPECIFICATION


86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data Type Tag: Alphanumeric Data String (ASCII)	FE	11111110
94	5E	Flag	00	00000000
95	5F	Dell P/N 1st Character "8"	38	00111000
96	60	Dell P/N 2nd Character "3"	33	00110011
97	61	Dell P/N 3rd Character "V"	56	01010110
98	62	Dell P/N 4th Character "K"	4B	01001011
99	63	Dell P/N 5th Character "3"	33	00110011
100	64	EDID Revision	80	10000000
101	65	Manufacturer P/N "1"	31	00110001
102	66	Manufacturer P/N "4"	34	00110100
103	67	Manufacturer P/N "0"	30	00110000
104	68	Manufacturer P/N "B"	42	01000010
105	69	Manufacturer P/N "G"	47	01000111
106	6A	Manufacturer P/N "E"	45	01000101
107	6B	New line character indicates end of ASCII string	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag: Manufacturer Specified Data 00	00	00000000
112	70	Flag	00	00000000
113	71	Color Management	00	00000000
114	72	Panel Type and Revision	41	01000001
115	73	Frame Rate	31	00110001
116	74	Light Controller Interface and Maximum Luminance	94	10010100
117	75	Front Surface / Polarizer and Pixel Structure	00	00000000
118	76	Multi-Media Features	10	00010000
119	77	Multi-Media Features	00	00000000
120	78	Special Features	00	00000000
121	79	Special Features	09	00001001
122	7A	Special Features	01	0000001
123	7B	New line character indicates end of ASCII string	0A	00001010
124	7C	Padding with "Blank" character	20	00100000
125	7D	Padding with "Blank" character	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	6E	01101110


Version 3.0 33 / 48 21 November 2016



#### Appendix. OUTLINE DRAWING








Version 3.0 21 November 2016 34 / 48






Version 3.0 21 November 2016 35 / 48




#### Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 1.0 7 Mar. 2014 36 / 48





Version 1.0 7 Mar. 2014 37 / 48






Version 1.0 7 Mar. 2014 38 / 48



	Luiro / Antonno coble on Mah Com Luiro al activitati de la companya de la collega de l				
	wire.( Antenna cable or Web Cam wire should not overlap with TCON,COF/FPC,Driver IC)				
	Note: If the interference can not be avoided, please feel free to contact INX F.				
	Engineer for collaboration design. We can help to verify and pass risk assessment				
	for customer reference.				
7	System rear-cover inner surface examination				
•	LCD LCD				
	Backlight				
	Panel rear cover				
	Burr PCB Step				
	System rear-cover inner surface				
Definitio	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration				
n	White spot or glass broken issue may occur during reliability test.				
8 Tape/sponge design on system inner surface Panel rear-cover					
					System rear-cover
	Backlight				
	Tape/Sponge				
	Panel rear-cover				
LCD System rear-cover					
Backlight					
Definitio	To prove the beauty of the law of the country of the beauty of the second of the secon				
Definitio	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test,				
n	backpack test, tape/sponge should be well covered under panel rear-cover.				
Because tape/sponge in separate location may act as pressure concentration.					
	iocation.				
9	Material used for system rear-cover				
LCD Backlight					
	Suptom roos gover				
Definitio	System rear-cover				
	System rear-cover material with high rigidity is needed to resist deformation during scuffing test, hinge test, pogo test, or backpack test. Abnormal display, white spot,				
n	pooling issue may occur if low rigidity material is used. Pooling issue may occur				
	because screw's boss positioning for module's bracket are deformed during				
	open-close test.				
	Solid structure design of system rear-cover may also influence the rigidity of system				
	rear-cover. The deformation of system rear-cover should not caused interference.				
	Total Gover. The determation of system real-cover should not caused interierence.				
10	System base unit design near keyboard and mouse pad				
10	System base unit design near keyboard and mouse pad				


Version 1.0 7 Mar. 2014 **39 / 48** 





Version 1.0 7 Mar. 2014 40 / 48






Version 1.0 7 Mar. 2014 41 / 48



# Parameter consideration for White Line Issue: 1 TP VA to LCD AA distance 2 TP Assembly tolerance 3 TP Ink Printing tolerance 4 Sponge thickness and tolerance 5 Inspection/Viewing Angle specification 6 Polarizer edge to LCD AA distance and tolerance

Polarizer edge to LCD AA distance can be derived by "AA~Outline" – "CF Pol~Outline" with respect to INX 2D Outline Drawing on each side.



#### Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.


Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk assessment for customer reference.

#### 16 Color of system front-cover material




Definition

To prevent light leakage is seen at system front-cover due to material transparency, we suggest using dark color material (black) for system front-cover design.

Version 1.0 7 Mar. 2014 42 / 48





Version 1.0 7 Mar. 2014 43 / 48



#### Appendix, LCD MODULE HANDLING MANUAL

Purpose	<ul> <li>Any person which may contact / related with panel, should follow guide stain this manual to prevent panel loss.</li> </ul>			
1.	Unpacking	Open carton	Remove EPE Cushion	
Ope	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion	
2.	Panel Lifting			



#### Remove PET Cover







#### Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

Do and Don't 3.

#### Do:

- Handle with both hands.
- Handle panel at left and right edge.



## Don't :

Lifting with one hand.



Handle at PCBA side.




Version 1.0 7 Mar. 2014 45 / 48



#### Don't:

Stack panels.



- Press panel.



#### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



## Don't:

 Paste any material unto white reflector sheet



#### Don't:

 Pull / Push white reflector sheet



Version 1.0 7 Mar. 2014 46 / 48



## Don't:

· Hold at panel corner.



## Don't:

Twist panel.



#### Do:

 Hold panel at top edge while inserting connector.



## Don't:

 Press white reflector sheet while inserting connector.





#### Do:

 Remove panel protector film starts from pull tape



## Don't:

Remove panel protector film From film another side.



## Don't:

Touch or Press PCBA Area.





Version 1.0 7 Mar. 2014 48 / 48