

- () Preliminary Specifications (V) Final Specifications

Module	10.1"(10.07") WXGA 16:10 Color TFT-LCD with LED Backlight design
Model Name	B101EVN06.1
Note	LED Backlight without driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	s subject to change

Approved by	Date			
<u>Trista Jiang</u>	<u>05/22/2012</u>			
Prepared by				
<u>Sheldon Hsui</u>	<u>05/22/2012</u>			
NBBU Marketing Division AU Optronics corporation				



Contents

. Handling Precautions	
General Description	5
2.1 General Specification	5
•	
. Functional Block Diagram	11
<u> </u>	
. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
Electrical Characteristics	13
5.1 TFT LCD Module	13
5.3 Backlight Unit	16
Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 The Input Data Format	18
6.3 Integration Interface Requirement	19
6.5 Power ON/OFF Sequence	22
Panel Reliability Test	23
7.1 Vibration Test	23
7.2 Shock Test	23
7.3 Reliability Test	23
. Mechanical Characteristics	24
8.1 LCM Outline Dimension	24
. Shipping and Package	26
9.2 Carton Label Format	26
9.3 Carton Package	27
	General Description 2.1 General Specification 2.2 Optical Characteristics Functional Block Diagram 3.1 Functional Block Diagram Absolute Maximum Ratings 4.1 Absolute Ratings of TFT LCD Module Electrical Characteristics 5.1 TFT LCD Module 5.3 Backlight Unit Signal Interface Characteristic 6.1 Pixel Format Image 6.2 The Input Data Format 6.3 Integration Interface Requirement 6.5 Power ON/OFF Sequence Panel Reliability Test 7.1 Vibration Test 7.2 Shock Test 7.3 Reliability Test.



Record of Revision

Page	Old description	New Description	Remark
		1 st version	
		Update carton and shipping label	
	Page	Page Old description	1 st version



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



2. General Description

B101EVN06.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:10 WXGA, 1280(H) x800(V) screen and 262k colors (RGB 6-bits data driver) without LED backlight driving circuit. All input signals are LVDS interface compatible.

B101EVN06.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	255.85 (10	255.85 (10.07W")				
Active Area	[mm]	216.96(H)	x 135.6(V)				
Pixels H x V		1280 x 3(R	GB) x 800				
Pixel Pitch	[mm]	0.1695 X 0	0.1695				
Pixel Format		R.G.B. Ver	tical Stripe				
Display Mode		Normally B	lack				
White Luminance (ILED=19mA) (Note: ILED is LED current)	[cd/m ²]	Base panel level: 350 typ. (5 points average) 300 min. (5 points average)					
Luminance Uniformity		1.25 max. (1.5 max (` '				
Contrast Ratio		1300 typ, 1	000 min.				
Response Time	[ms]	25 typ / 35	Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	3.1 max. (li	nclude Log	ic and Blu p	oower)		
Weight	[Grams]	135 max.(Panel only)					
			Min.	Typ.	Max.		
Physical Size (penal anly)		Length	228.96	229.46	229.96		
Physical Size (panel only) without bracket	[mm]	Width	148.7	149.2	149.7		
Without bracket		Thickness			2.4 panel side 4.4 PCBA side		
Electrical Interface	1 channel LVDS						



Glass Thickness	[mm]	0.25
Surface Treatment(panel only)		Anti-Reflection≤1.5%, Hardness 3H
Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	-20 to +60 -30 to +70
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


	Item Symbol Conditions		Min.	Тур.	Max.	Unit	Note	
		Symbol	Conditions	IVIIII.	ıyp.	IVIAA.	Offic	NOLE
White Lumir			5 points average	300	350		cd/m ²	1, 4, 5.
		θ_{R}	Horizontal (Right)	80	85			
Minusia a As		θ_{L}	CR = 10 (Left)	80	85			
Viewing A	ngie	Ψн	Vertical (Upper)	80	85		degree	4, 9
		ΨL	CR = 10 (Lower)	80	85			
Luminan Uniformi		δ_{5P}	5 Points			1.25		1, 3, 4
Luminan Uniformi		δ _{13P}	13 Points			1.50		2, 3, 4
Contrast R	atio	CR		1000	1300	-		4, 6
Cross ta	lk	%				4		4, 7
Response ⁻	Time	T _{RT}	Rising + Falling		25	35	msec	4, 8
	Red	Rx		0.549	0.579	0.609		
	neu	Ry		0.308	0.338	0.368		
Color /	Green	Gx		0.295	0.325	0.355		
Chromaticity	Green	Gy		0.53	0.56	0.59		
Coordinates	Dluc	Bx	CIE 1931	0.122	0.152	0.182		4
Coordinates	Blue	Ву		0.105	0.135	0.165		-
	\\/\b:+-	Wx		0.280	0.313	0.340		
	White	Wy		0.290	0.329	0.350		
NTSC		%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	_	Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2	_	Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)


 $CT = |Y_B - Y_A| / Y_A \times 100 (\%)$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






3. Functional Block Diagram

3.1 Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 40 Pin one channel Module





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


	<u> </u>				
Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	-20	+60	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-30	+70	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	ı	0.75	[Watt]	Note 1
IDD	IDD Current	-	ı	228	[mA]	Note 1
IRush	Inrush Current	-	1	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	1	ı	100	[mV] p-p	

Note 1: Maximum Measurement Condition: White Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iwhite)

Note 2: Measure Condition





Vin rising time



5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{TH}	Differential Input High Threshold (Vcm=+1.2V)		100	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-100		[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform

Single-end Signal





5.1.3 Dynamic contrast ratio Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
DCR_EN Input High Level	DOD EN	1.85		3.6	[Volt]	
DCR_EN Input Low Level	DCR_EN	-		0.65	[Volt]	
PWM_IN Input Frequecy		190		210	[Hz]	
PWM_IN Input High Level	PWM_IN	1.85		3.6	[Volt]	
PWM_IN Input Low Level				0.65	[Volt]	
Input Duty Cycle		5		100	%	
PWN_OUT Output Frequency		700	1K	2K	[Hz]	
PWN_OUT Output Voltage High Level		2			[Volt]	
PWN_OUT Output Voltage Low Level	PWM_OUT			0.5	[Volt]	
PWM_OUT Output Duty Cycle		5		100	%	DCR_EN disable
PWM_OUT Output Duty Cycle		TBD*		100	%	DCR_EN enable

^{*} Min. PWM_Out_Duty_Cycle = Min._System_Input_PWM_Duty * Min._DCR_Efficency. Ex. If Min._System_Input_PWM_Duty=5% and Min._DCR_Efficency=70%, Min. PWM_Out_Duty_Cycle=3.5%



5.3.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	1	1	2.35	[Watt]	(Ta=25°ℂ)
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25℃) Note1.
LED Forward Voltage	VF	-	3.0	3.3	[Volt]	(Ta=25°ℂ)
LED Forward Voltage of every LED string	VF-string	-	30	33	[Volt]	(Ta=25℃) Note2.
LED Forward Current	IF	-	19	-	[mA]	(Ta=25°€)

- **Note 1.** The LED life-time define as the estimated time to 50% degradation of initial luminous.
- Note 2. Every LED string consists of 10 pcs LED chip



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1280
1st Line	R G B	R G B		R G	B R G B
				•	•
			•		'
	'	'		'	1 . 1
					:
					.
					.
					•
	'	'	•	•	'
					'
	·	·	·	•	'
800th Line	R G B	R G B		R G	B R G B



6.2 The Input Data Format

RxCLKIN		
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1 X
RxIN2	DE VS HS B5 B4	B3 B2

Cianal Nama	Description	
Signal Name R5	Description Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	these o bits pixel data.
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	(===)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	·
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and
		DE signals. All pixel data shall be valid at the
DE	Diaplay Timing	falling edge when the DE signal is high.
ן טב	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to PixCLKIN.
	1.15.1.25.11d. 0 j.110	o.ga.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface Requirement

6.3.1 LVDS Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	20455-040E-12R
Mating Housing/Part Number	IPEX 20353-040T-11 or compatible


6.3.2 LVDS Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

	Signal Name	Description
1	NC	No Connection (Reserve)
2	AVDD	Power Supply +3.3V
3	AVDD	Power Supply +3.3V
4	VEDID	EDID +3.3V Power
5	NC	No Connection (Reserve)
6	CLK_EDID	EDID Clock Input
7	DAT_EDID	EDID Data Input
8	Rin0-	-LVDSdifferential data input(R0-R5,G0)
9	Rin0+	+LVDSdifferential data input(R0-R5,G0)
10	GND	Ground
11	Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
12	Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
13	GND	Ground
14	Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
15	Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	ClkIN-	-LVDSdifferential clock input
18	ClkIN+	+LVDSdifferential clock input
19	GND	Ground-Shield
20	NC	No Connection (Reserve)
21	DCR_EN	Dynamic backlight control
22	PWM_IN	System PWM signal input for dimming
23	PWM_OUT	Panel PWM signal output system
24	NC	No Connection (Reserve)
25	NC	No Connection (Reserve)



26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	NC	No Connection (Reserve)
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	LED_CA1	LED Cathode 1
32	LED_CA2	LED Cathode 2
33	LED_CA3	LED Cathode 3
34	LED_CA4	LED Cathode 4
35	NC	No Connection (Reserve)
36	NC	No Connection (Reserve)
37	NC	No Connection (Reserve)
38	VLED+	LED positive voltage
39	VLED+	LED positive voltage
40	VLED+	LED positive voltage



Note1: Input signals shall be low or High-impedance state when VDD is off.



6.4 LVDS Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate				60		Hz
Clock fro	equency	1/ T _{Clock}	64	68.93	85	MHz
	Period	T _V	808	816	1023	
Vertical	Active	T _{VD}		800		T_{Line}
Section	Blanking	T _{VB}	8	16	223	
	Period	T _H	1310	1408	2047	
Horizontal	Active	T _{HD}		1280		T_{Clock}
Section	Blanking	T HB	40	168	767	

Note: DE mode only

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



Power Sequence Timing				
	Valu	ıe		
Parameter	Min.	Max.	Units	
T1	0.5	10		
T2	0	50		
Т3	200	-		
T4	200	-	ms	
T5	0	50		
Т6	0	10		
T7	500	-		



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 240h	
High Temperature Operation	Ta= 60℃, Dry, 240h	
Low Temperature Operation	Ta=-20℃, 240h	
High Temperature Storage	Ta= 70℃, 240h	
Low Temperature Storage	Ta= -30℃, 240h	
Thermal Shock Test	Ta=-30℃to 70℃, Duration at 30 min, 20 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


- 8. Mechanical Characteristics
- **8.1 LCM Outline Dimension**
- 8.1.1 Standard Front View





AU OPTRONICS CORPORATION

8.1.2 Standard Rear View





9. Shipping and Package

9.1 Shipping Label Format

Shipping Label



Manufactured YY/WW Model No: B101EVN06.1 AU Optronics MADE IN CHINA (\$01)

HW: 0A FW:0









9.2 Carton Label Format

Carton Label

AU Optronics

QTY: 40

RoHS



MODEL NO: B101EVN06.1

PART NO: 97.10B36.100




CUSTOMER NO:

CARTON NO:


Made in China

ZS0100-0652300205





9.4 Shipping Package of Palletizing Sequence





10. Appendix **10.1 EDID Description**

B101EVT04 0 EDID Code

Address	FUNCTION	Value	Value	Value	Not
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	D4	11010100	212	
0B	hex, LSB first	40	01000000	64	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	15	00010101	21	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144	
15	Max H image size (rounded to cm)	16	00010110	22	
16	Max V image size (rounded to cm)	0E	00001110	14	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	65	01100101	101	
1 A	Blue/white low bits (Lower 2:2:2:2 bits)	25	00100101	37	
1B	Red x (Upper 8 bits)	94	10010100	148	
1C	Red y/ highER 8 bits	56	01010110	86	
1D	Green x	53	01010011	83	
1E	Green y	8F	10001111	143	
1F	Blue x	27	00100111	39	
20	Blue y	22	00100010	34	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27	Ĭ	01	00000001	1	
28	Standard timing #2	01	00000001	1	



	Ad of Thomas don't of	ı		İ	
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	D0	11010000	208	
37	Pixel Clock/10000 USB	1B	00011011	27	
38	Horz active Lower 8bits	00	00000000	0	
39	Horz blanking Lower 8bits	B8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	20	00100000	32	
3C	Vertical Blanking Lower 8bits	08	00001000	8	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	08	00001000	8	
3F	HorzSync.Width	0A	00001010	10	
40	VertSync.Offset : VertSync.Width	31	00110001	49	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	D8	11011000	216	
43	Vertical Image Size Lower 8bits	87	10000111	135	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	00	00000000	0	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A	accompton in 2	00	00000000	0	
4B		0F	000001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4E 4F		00			
			00000000	0	
50 51		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	



58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	30	00110000	48	0
74	Manufacture P/N	31	00110001	49	1
75	Manufacture P/N	45	01000101	69	Е
76	Manufacture P/N	56	01010110	86	V
77	Manufacture P/N	54	01010100	84	Т
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	34	00110100	52	4
7 A	Manufacture P/N	2E	00101110	46	-
7B	Manufacture P/N	30	00110000	48	0
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	B4	10110100	180	
SUM 6144					

SUM to HEX 1800