

Doc. Version	0.5
Total Page	30
Date	2008/02/01

# **Product Specification**

## 3.5" COLOR TFT-LCD MODULE

**MODEL NAME: A035QN02 V3** 

< □ >Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2006 AU Optronics All Rights Reserved Do Not Copy.



0.5



e: 2/30

### **Record of Revision**

MO

Version	Revise Date	Page	Content			
0.0	2007/08/07		First draft.			
0.1	2007/08/24	26	Add R/G/B color chromaticity spec			
0.2	2007/10/09	30	Modify recommended register settings			
0.3	2007/10/22	30	Modify recommended register settings			
0.4	2008/01/08	5	Update outline drawing (Polarize outline : 55.55mm => 54.8mm )			
0.5	2008/02/02	30	Modify recommended register settings			



0.5



3/30

### **Contents:**

<u>A.</u>	General De	scription	4
<u>B.</u>	<u>Features</u>		4
<u>C.</u>	Physical Sp	pecifications	5
<u>D.</u>	Outline Dim	nension	6
Ε.	Electrical S	Specifications	7
		- ment	
	•	//aximum Ratings	
		Characteristics	
		D Panel (GND=0V)	
		nt Driving Conditions	
	a. Power o	on/off sequence	11
	b. Timing C	Condition	12
	c. Timing D	Diagram	13
	5. Command R	Register Map	15
	a. Serial se	etting map	15
	b. Descript	tion of serial control data	16
	c. SPI timir	ng diagram	25
		specification	
<u>F.</u>	Optical spe	ecifications (Note 1, 2)	<u>26</u>
<u>G.</u>	Reliability 7	Test Items	28
Н.	Packing Fo	rm	29
<u>l.</u>	<b>Application</b>	Note	30
		nd Register Settings	



Version

Page: 4/30

0.5

### A. General Description

A035QN02 V3 is an amorphous transmissive type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit), and a backlight unit.

#### **B.** Features

- 3.5-inch display
- QVGA resolution in RGB stripe dot arrangement
- DC/DC integrated
- High brightness
- 3-wire register setting
- Interfaces: parallel RGB 18-bit
- Wide viewing angle
- Integrated touch screen panel (resistive type)
- 2-in-1 FPC for LCD signals and backlight LED power
- Green design




Page: 5/30

### C. Physical Specifications

NO.	ltem	Unit	Specification	Remark
1	Display Resolution	dot	320 RGB (H)×240(V)	
2	Active Area	mm	70.08(H)×52.56(V)	
3	Screen Size	inch	3.5(Diagonal)	
4	Dot Pitch	mm	0.073(H)×0.219(V)	
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		262K Colors	
7	Overall Dimension	mm	76.9(H) × 63.9(V) × 2.92(T)	Note 2
8	Weight	g	31	
9	Panel surface treatment		AG 25%	
10	Display Mode		Normally White	
11	Gray Level Inversion Direction		6 O'clock	

Note 1: Below figure shows dot stripe arrangement.



Note 2: Not including FPC. Refer to the drawing next page for further information.




Page:

0.5

6/30

### D. Outline Dimension





Page: 7/30

## E. Electrical Specifications

### 1. Pin Assignment

No.	Pin Name	I/O	Description	Remarks
1	LED_Cathode	1	Backlight LED Cathode	
2	LED_Cathode	1	Backlight LED Cathode	
3	LED_Anode	1	Backlight LED Anode	
4	LED_Anode	1	Backlight LED Anode	
5	GND	1	Ground	
6	RESB	-	Reset	
7	NC	-	Not Connected	
8	NC	-	Reserved for touch panel	
9	NC	-	Reserved for touch panel	
10	NC	-	Reserved for touch panel	
11	NC	-	Reserved for touch panel	
12	NC	-	Not Connected	
13	NC	-	Not Connected	
14	B0	1	Blue Data Bit 0	
15	B1	1	Blue Data Bit 1	
16	B2	1	Blue Data Bit 2	
17	B3	1	Blue Data Bit 3	
18	B4	1	Blue Data Bit 4	
19	B5	1	Blue Data Bit 5	
20	NC	-	Not Connected	
21	NC	-	Not Connected	
22	G0	1	Greene Data Bit 0	
23	G1	1	Greene Data Bit 1	
24	G2	1	Greene Data Bit 2	
25	G3	1	Greene Data Bit 3	
26	G4	Ι	Greene Data Bit 4	
27	G5	Ι	Greene Data Bit 5	
28	NC	-	Not Connected	
29	NC	-	Not Connected	
30	R0	I	Red Data Bit 0	
31	R1	I	Red Data Bit 1	



Page: 8/30

32	R2	1	Red Data Bit 2	
33	R3	1	Red Data Bit 3	
34	R4	ı	Red Data Bit 4	
35	R5	ı	Red Data Bit 5	
36	HSYNC	1	Horizontal Sync Input	
37	VSYNC	ı	Vertical Sync Input	
38	DCLK	ı	Dot Data Clock	
39	NC	-	Not Connected	
40	NC	-	Not Connected	
41	VCC	1	Power input	
42	VCC	I	Power input	
43	cs	ı	Chip select pin of serial interface	
44	GND	1	Ground	Vendor ID pin
45	NC	-	Not Connected	
46	GND	1	Ground	
47	NC	-	Not Connected	
48	NC	-	Not Connected	Vendor ID pin
49	SCK	1	Clock input pin in serial mode	
50	SDI	I	Data input pin in serial mode	
51	NC	-	Not Connected	
52	DEN	I	Display enable pin from controller	
53	GND	1	Ground	
54	GND	I	Ground	

I: Digital signal input, O: Digital signal output, G: GND, PI: Power input, C: Capacitor



Version

Page: 9/30


0.5

### 2. Absolute Maximum Ratings

Items	Symbol		lues	Unit	Condition	
items	Syllibol	Min.	Max.	Oilit	Condition	
Power Voltage	VCC	-0.3	4	V		
LED Reverse Voltage	Vr		2	V	One LED	
LED Forward Current	lf		30	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.





Page: 10/30

#### 3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

### a. TFT- LCD Panel (GND=0V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power Supply	VCC	2.5	3.3	3.6	٧	
Frame Frequency	<b>f</b> <sub>Frame</sub>		60		Hz	
Dot Data Clock	DCLK		5		MHz	
Innut Cianal Valtage	Vi	0		0.2 x VDDIO	V	
Input Signal Voltage	VI	0.8 x VDDIO		VDDIO	V	

Note 1. Panel surface temperature should be kept less than content of section 3.2. "Absolute maximum ratings"

### b. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Ι <sub>L</sub>		20		mA	single serial
LED Supply Voltage	$V_{L}$		19.2		V	single serial
LED Life Time	Lլ	10,000			Hr	Note 2, 3

Note 1: LED backlight is six LEDs serial type.

- Note 2: The "LED Supply Voltage" is defined by the number of LED at Ta=25 $^{\circ}$ C, I<sub>L</sub>=20mA. In the case of 6 pcs LED, V<sub>L</sub>=3.2\*6=19.2V
- Note 3: The "LED life time" is defined as the time for the module brightness to decrease to 50% of the initial value at Ta=25°C, I<sub>L</sub>=20mA
- Note 4: The LED lifetime could be decreased if operating I₁is larger than 25mA








### 4. AC Timing

### a. Power on/off sequence

#### **Power On**



Characteristics	Symbol	Min	Тур	Max	Unit
VDDIO on to falling edge of SHUT	tp-shut	1			uSec
DOTCLK	tclk-shut	1			clk
Falling edge of SHUT to display on				10	frame
1 line: 336 clk	tshut-on				
1frame: 244 line	tonut-on		164		mSec
DOTCLK = 5.0 MHz					

Note1: It is necessary to input DOTCLK before the falling edge of SHUT.


Note2: Display starts at 10th falling edge of VSTNC after the falling edge of SHUT



Page: 12/30



#### **Power Off**



Characteristics	Symbol	Min	Тур	Max	Unit
Rising edge of SHUT to display off		2		10	frame
1 line: 336 clk	tshut-off				
1frame: 244 line	tsnut-on	32.8			mSec
DOTCLK = 5.0 MHz					
Input-signal-off to VDDEXT / VDDIO off	toff-vdd	1			uSec

Note1: DOTCLK must be maintained at lease 2 frames after the rising edge of SHUT.

Note2: Display become off at the 2nd falling edge of VSTNC after the falling edge of SHUT.

Note3: If RESET signal is necessary for power down, provide it after the 2-frames-cycle of the SHUT period.

### b. Timing Condition


Characteristics	Symbol	Min	Тур	Max	Unit
DOTCLK Frequency	<b>f</b> DOTCLK		5.0	7.5	MHz
DOTCLK Period	t <sub>DOTCLK</sub>	133	200		nSec
Vsync Setup Time	t <sub>vsys</sub>	20			nSec
Vsync Hold Time	t <sub>vsyh</sub>	20			nSec
Hsync Setup Time	t <sub>hsys</sub>	20			nSec



Page: 13/30

Hsync Hold Time	<b>t</b> <sub>hsyh</sub>	20		nSec
Phase Difference of Sync	+	0	320	4
Signal Falling Edge	t <sub>hv</sub>	U	320	t <sub>dotclk</sub>
DOTCLK Low Period	t <sub>CKL</sub>	66.5		nSec
DOTCLK High Period	t <sub>CKH</sub>	66.5		nSec
Data Setup Time	t <sub>ds</sub>	40		nSec
Data Hold Time	<b>t</b> <sub>dh</sub>	40		nSec
Reset Pulse Width	t <sub>RES</sub>	10		nSec
Rise / Fall Time	t <sub>r</sub> /t <sub>f</sub>	20	100	nSec


### c. Timing Diagram





AUU

Page: 14/30



NOTE: The falling edge of HSYNC belongs to blanking period is always behind or equal to the one of VSYNC.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version

Page: 15/30

0.5

### 5. Command Register Map

### a. Serial setting map

Reg#	Register	R/W	D/C	IB15	IB14	IB13	IB12	IB11	IB10	IB09	IB08	IB07	IB06	IB05	IB04	IB03	IB02	IB01	IB00
R	Index	0	0	*	*	*	*	*	*	*	*	*	ID6	ID5	ID4	ID3	ID2	ID1	ID0
R01h	Driver output control	0	1	0	0	REV	CAD	BGR	SM	ТВ	RL	1	1	1	0	1	1	1	1
110 111	[00XX][X0XX]EF			0	0	Х	Х	Х	0	Х	Х	1	1	1	0	1	1	1	1
R02h	LCD drive AC control	0	1	0	0	0	0	0	0	B/C	ERO	0	NW6	NW5	NW4	NW3	NW2	NW1	NW0
10211	(0300h)			0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
R03h	Power control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	BT0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
rtoon	(7272h)			0	1	1	1	0	0	1	0	0	1	1	1	0	0	1	0
R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	EQ1	EQ0	0	0	0	0	0	0	0	0	0	0
RODII	(DC00h)			1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0
R0Ch	Power control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
rtoon	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R0Dh	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
RODII	(000Ah)			0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
R0Eh	Power control (4)	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
	(3200h)			0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
R0Fh	Gate scan starting position	0	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R16h	Horizontal porch	0	1	XLIM8	XLIM7	XLIM6	XLIM5	XLIM4	XLIM3	XLIM2	XLIM1	XLIM0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0
R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R1Eh	Power control (5)	0	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
	(002Dh)			0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1
R2Eh	3 Gamma	0	1	1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	OLO
	(B945h)			1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	1
R30h	y control (1)	0	1	0	0	0	0	0	PKP12	PKP11	PKP12	0	0	0	0	0	PKP02	PKP01	PKP00
	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R31h	y control (1)	0	1	0	0	0	0	0	PKP32	PKP31	PKP32	0	0	0	0	0	PKP22	PKP21	PKP20
	(0200h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
R32h	y control (1)	0	1	0	0	0	0	0	PKP52	PKP51	PKP52	0	0	0	0	0	PKP42	PKP41	PKP40
	(0001h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R33h	y control (1)	0	1	0	0	0	0	0	PRP12	PRP11	PRP12	0	0	0	0	0	PRP02	PRP01	PRP00
0011	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0



0.5

Page:

16/30

R34h	γ control (1)	0	1	0	0	0	0	0	PKN12	PKN11	PKN12	0	0	0	0	0	PKN02	PKN01	PKN00
13411	(0405h)			0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1
R35h	γ control (1)	0	1	0	0	0	0	0	PKN32	PKN31	PKN32	0	0	0	0	0	PKN22	PKN21	PKN20
KSSII	(0202h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
R36h	y control (1)	0	1	0	0	0	0	0	PKN52	PKN51	PKN52	0	0	0	0	0	PKN42	PKN41	PKN40
KSOII	(0707h)			0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
R37h	y control (1)	0	1	0	0	0	0	0	PRN12	PRN11	PRN12	0	0	0	0	0	PRN02	PRN01	PRN00
110711	(0006h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
R3Ah	y control (2)	0	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03	VRP02	VRP01	VRP00
NOAII	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R3Bh	y control (2)	0	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00
, CODII	(0003h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

### b. Description of serial control data

R01h	Driver output control	0	1	0	0	REV	CAD	BGR	SM	ТВ	RL	1	1	1	0	1	1	1	1
KUIII	[00XX][X0XX]EF			0	0	Х	Х	Х	0	Х	Х	1	1	1	0	1	1	1	1

REV: Displays all character and graphic display sections with reversal when REV = "1".

Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels.

Source output level is indicated below.

AUO

REV	RGB data	Source Output	level
KEV	KGB data	VCOM = "H"	VCOM = "L"
	000000B	V63	V0
1	:	:	:
	111111B	VO	V63
	000000B	V0	V63
0	:	:	:
	111111B	V63	V0

CAD: Set up based on retention capacitor configuration of the TFT panel.

CAD	Retention capacitor configuration
0	Cs on Common
1	Cs on Gate

BGR: Selects the <R><G><B> arrangement.

When BGR = "0" <R><G><B> color is assigned from S0. When BGR = "1" <B><G><R> color is assigned from S0.

SM: Change the division of gate driver.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 17/30

When SM = "0", odd/even division (interlace mode) is selected. When SM = "1", upper/lower division is selected.

Select the division mode according to the mounting method.

TB: Selects the output shift direction of the gate driver.

When TB = "1", G0 shifts to G239. When TB = "0", G239 shifts to G0.

RL: Selects the output shift direction of the source driver.

When RL = "1", S0 shifts to S959 and <R><G><B> color is assigned from S1.

When RL = "0", S959 shifts to S0 and <R><G><B> color is assigned from S959.

Set RL bit and BGR bit when changing the dot order of R, G and B.

Note: The default setting of register bits REV, CAD, BGR, TB and RL are defined by the logic stage of corresponding hardware pins.

These bits will override the hardware setting once software command was sent to set the bits.

R02h	LCD drive AC control	0	1	0	0	0	0	0	0	B/C	ERO	0	NW6	NW5	NW4	NW3	NW2	NW1	NW0
KUZII	(0300h)			0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

B/C: Select the liquid crystal drive waveform VCOM.

When B/C = 0, frame inversion of the LCD driving signal is enabled.

When B/C = 1, a N-line inversion waveform is generated and alternates in a N-line equals to NW[7:0]+1.

EOR: When B/C = 1 and EOR = 1, the odd/even frame-select signals and the N-line inversion signals are EORed for alternating drive.

EOR is used when the LCD is not alternated by combining the set values of the lines of the LCD driven and the N-lines.

NW6-0: Specify the number of lines that will alternate at the N-line inversion setting (B/C = 1). NW6-0 alternate for every set value + 1 lines.

R03h	Power control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	ВТ0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
Kusii	(7272h)			0	1	1	1	0	0	1	0	0	1	1	1	0	0	1	0

DCT3-0: Set the step-up cycle of the step-up circuit for 8-color mode (CM = VDDIO).

When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too.

Adjust the cycle taking into account the display quality and power consumption.

DCT3	DCT2	DCT1	DCT0	Step-up cycle
0	0	0	0	Fline x 14
0	0	0	1	Fline x 12
0	0	1	0	Fline × 8
0	0	1	1	Fline × 7
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline × 2



Page: 18/30

1	0	0	1	Fline × 1
1	0	1	0	fosc / 64
1	0	1	1	fosc / 80
1	1	0	0	fosc / 96
1	1	0	1	fosc / 128
1	1	1	0	fosc / 160
1	1	1	1	fosc / 256

BT2-0: Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power-supply voltage to be used.

BT2	BT1	ВТ0	V <sub>GH</sub> output	V <sub>GL</sub> output	V <sub>GH</sub> booster ratio	V <sub>GL</sub> booster ratio
0	0	0	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x3)+VCI	6	-5
0	0	1	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x2)	6	-4
0	1	0	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x3)	6	-6
0	1	1	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x3)+VCI	5	-5
1	0	0	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x2)	5	-4
1	0	1	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x2)+VCI	5	-3
1	1	0	V <sub>CIX2</sub> x2	-( V <sub>CIX2</sub> x2)	4	-4
1	1	1	VCIX2x2	-( V <sub>CIX2</sub> x2)+VCI	4	-3

**DC3-0:** Set the step-up cycle of the step-up circuit for 262k-color mode (CM = VSS).

When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too.

Adjust the cycle taking into account the display quality and power consumption.

DC3	DC2	DC1	DC0	Step-up cycle
0	0	0	0	Fline x 14
0	0	0	1	Fline x 12
0	0	1	0	Fline × 8
0	0	1	1	Fline × 7
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline × 2
1	0	0	1	Fline × 1
1	0	1	0	fosc / 64
1	0	1	1	fosc / 80
1	1	0	0	fosc / 96



Page: 19/30

1	1	0	1	fosc / 128
1	1	1	0	fosc / 160
1	1	1	1	fosc / 256

AP2-0: Adjust the amount of current from the stable-current source in the internal operational amplifier circuit.

When the amount of current becomes large, the driving ability of the operational-amplifier circuits increase.

Adjust the current taking into account the power consumption.

During times when there is no display, such as when the system is in a sleep mode.

AP2	AP1	AP0	Op-amp power
0	0	0	Least
0	0	1	Small
0	1	0	Small to medium
0	1	1	Medium
1	0	0	Medium to large
1	0	1	Large
1	1	0	Large to Maximum
1	1	1	Maximum

R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	EQ1	EQ0	0	0	0	0	0	0	0	0	0	0
KUBII	(DC00h)			1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0

NO1-0: Sets amount of non-overlap of the gate output.

SDT1-0: Set delay amount from the gate output signal falling edge of the source outputs.

EQ1-0: Sets the equalizing period on source

R0Ch	Power control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
Rocii	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VRC[2:0]: Adjust VCIX2 output voltage. The adjusted level is indicated in the chart below VRC2-0 setting.

VRC2	VRC1	VRC0	V <sub>CIX2</sub> voltage
0	0	0	5.1V
0	0	1	5.3V
0	1	0	5.5V
0	1	1	5.7V
1	0	0	5.9V
1	0	1	6.1V
1	1	0	Reserved
1	1	1	Reserved



Page: 20/30

R0Dh	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
KUDII	(000Ah)			0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

VRH3-0: Set amplitude magnification of VLCD63. These bits amplify the VLCD63 voltage 1.78 to 3.00 times the Vref voltage set by VRH3-0.

VRH3	VRH2	VRH1	VRH0	V <sub>LCD63</sub> Voltage
0	0	0	0	Vref x 2.815
0	0	0	1	Vref x 2.905
0	0	1	0	Vref x 3.000
0	0	1	1	Vref x 1.780
0	1	0	0	Vref x 1.850
0	1	0	1	Vref x 1.930
0	1	1	0	Vref x 2.020
0	1	1	1	Vref x 2.090
1	0	0	0	Vref x 2.165
1	0	0	1	Vref x 2.245
1	0	1	0	Vref x 2.335
1	0	1	1	Vref x 2.400
1	1	0	0	Vref x 2.500
1	1	0	1	Vref x 2.570
1	1	1	0	Vref x 2.645
1	1	1	1	Vref x 2.725

R0Eh	Power control (4)	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
KOLII	(3200h)			0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0

VCOMG: When VCOMG = "1", it is possible to set output voltage of VCOML to any level, and the instruction (VDV4-0) becomes available.

When VCOMG = "0", VCOML output is fixed to Hi-z level, VCI2 output for VCOML power supply stops, and the instruction (VDV4-0) becomes unavailable.

Set VCOMG according to the sequence of power supply setting flow as it relates with power supply operating sequence.

VDV4-0: Set the alternating amplitudes of VCOM at the VCOM alternating drive.

These bits amplify VCOM amplitude 0.6 to 1.23 times the VLCD63 voltage.

When VCOMG = "0", the settings become invalid.

VDV4	VDV3	VDV2	VDV1	VDV0	VCOMA
0	0	0	0	0	VLCD63 x 0.60
0	0	0	0	1	VLCD63 x 0.63
		:			Step = 0.03



Page: 21/30

		:			
0	1	1	0	1	VLCD63 x 0.99
0	1	1	1	0	VLCD63 x 1.02
0	1	1	1	1	Reserved
1	0	0	0	0	VLCD63 x 1.05
1	0	0	0	1	VLCD63 x 1.08
		: :			Step = 0.03
1	0	1	0	1	VLCD63 x 1.20
1	0	1	1	0	VLCD63 x 1.23
1	0	1	1	1	Reserved
1	1	*	*	*	Reserved

VCOMAS: Set the equation of VCOML.

VCOML = Q X VCOMH - VCOMA

VCOMAS	α
0	0.94
1	0.5

R0Fh	Gate scan starting position	0	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
IXOI II	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SCN7-0: Set the scanning starting position of the gate driver.

R16h	Horizontal porch	0	1	XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
KIOII	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0

XL7-0: Set the number of valid pixel per line.

XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	# of pixels per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3
				:					:
				:					step = 1
				:					:
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1		320

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 22/30

1	0	1	*	*	*	*	*	*	reserved
1	1	*	*	*	*	*	*	*	reserved

HBP5-0: Set the delay period from falling edge of HSYNC signal to first valid data.

The pixel data exceed the range set by XL8-0 and before the first valid data will be treated as dummy data.

	,					
HBP5	LIBD/	HBP3	HBD2	LIBD1	HBP0	# of clock cycle of
HBF3	TIDE4	TIBES	TIDEZ	TIDET	TIBEO	DOTCLK
0	0	0	0	0	0	2
0	0	0	0	0	1	3
0	0	0	0	1	0	4
						:
						step = 1
						:
1	1	1	1	1	0	64
1	1	1	1	1	1	65



R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
KIIII	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VBP7-0: Set the delay period from falling edge of VSYNC to first valid line.

The line data within this delay period will be treated as dummy line.


VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	VBP7	# of pixels per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3



MO

Page: 23/30

				: :					: step = 1 :
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1		320
1	0	1	*	*	*	*	*	*	reserved
1	1	*	*	*	*	*	*	*	reserved



nOTP: nOTP equals to "0" after power on reset and VCOMH voltage equals to programmed OTP value.

When nOTP set to "1", setting of VCM5-0 becomes valid and voltage of VCOMH can be adjusted.

VCM5-0: Set the VCOMH voltage if nOTP = "1". These bits amplify the VCOMH voltage 0.36 to 0.99 times the VLCD63 voltage.

R2Eh	3 Gamma	0	1	1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	OLO
INZEII	(B945h)			1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	1

OLO: When OLO = "1", all R,G and B gamma registers are set by one set of gamma control, R30h to R3Bh.

When OLO = "0", R, G and B gamma registers are set separately by registers R30h to R3Bh, R40h to R4Bh and R50h to R5Bh.

R30h	y control (1)	0	1	0	0	0	0	0	PKP12	PKP11	PKP12	0	0	0	0	0	PKP02	PKP01	PKP00
KSOII	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R31h	y control (1)	0	1	0	0	0	0	0	PKP32	PKP31	PKP32	0	0	0	0	0	PKP22	PKP21	PKP20
Kom	(0200h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
R32h	y control (1)	0	1	0	0	0	0	0	PKP52	PKP51	PKP52	0	0	0	0	0	PKP42	PKP41	PKP40
13211	(0001h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R33h	y control (1)	0	1	0	0	0	0	0	PRP12	PRP11	PRP12	0	0	0	0	0	PRP02	PRP01	PRP00
13311	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 24/30

R34h	y control (1)	0	1	0	0	0	0	0	PKN12	PKN11	PKN12	0	0	0	0	0	PKN02	PKN01	PKN00
K34II	(0405h)			0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1
R35h	y control (1)	0	1	0	0	0	0	0	PKN32	PKN31	PKN32	0	0	0	0	0	PKN22	PKN21	PKN20
ROOM	(0202h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
R36h	y control (1)	0	1	0	0	0	0	0	PKN52	PKN51	PKN52	0	0	0	0	0	PKN42	PKN41	PKN40
Room	(0707h)			0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
R37h	y control (1)	0	1	0	0	0	0	0	PRN12	PRN11	PRN12	0	0	0	0	0	PRN02	PRN01	PRN00
13711	(0006h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

When OLO = "0", R30h-R3Bh are registers to adjust the gamma register values on the output of source S(3n), where n = 0 to 319. S(3n) are the red color source output when BGR = "0".

When OLO = "1", R30h-R3Bh are registers to adjust the gamma register values on the output of all source S0 to S959.

PKP52-00: Gamma micro adjustment register for the positive polarity output.

PRP12-00: Gradient adjustment register for the positive polarity output.

PKN52-00: Gamma micro adjustment register for the negative polarity output.

PRN12-00: Gradient adjustment register for the negative polarity output.

R3Ah	y control (2)	0	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03	VRP02	VRP01	VRP00
NOAH	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R3Bh	y control (2)	0	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00
KODII	(0003h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

VRP14-00: Adjustment register for amplification adjustment of the positive polarity output.

VRN14-00: Adjustment register for the amplification adjustment of the negative polarity output.




Version

Page: 25/30

0.5

### c. SPI timing diagram



### d. SPI AC specification

Item	Symbol	Conditions	Min	Typical	Max	Unit
Serial clock frequency	tfclk				15	M Hz
Serial clock cycle time	tclk		66.6			nsec
Clock low width	tsl		33.3			nsec
Clock high width	tsh		33.3			nsec
Chip select set up time	tcss		0			nsec
Chip select hold time	tcsh		10			nsec
Chip select high delay time	tcsd		20			nsec
Data set up time	tds		5			nsec
Data hold time	tdh		10			nsec



Version

Page: 26/30

0.5

### F. Optical specifications (Note 1, 2)


ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 3
Fall	Tf		-	15	25	$m_{\mathrm{S}} = \$$	
Contrast ratio	CR	At optimized	150	300	-		Note 5, 6
		viewing angle					Note 5, 6
Viewing Angle							
Тор			35	50	-		
Bottom		CR≧10	40	55	-	deg.	Note 7, 8
Left			45	60	-		
Right			45	60	-		
Brightness	Y <sub>L</sub>	<i>θ</i> =0°	350	430	-	cd/m <sup>2</sup>	Note 9
NTSC			50	60		%	
White Chromaticity	Х	<i>θ</i> =0°	0.26	0.31	0.36		
	у	<i>θ</i> =0°	0.28	0.33	0.38		

Note 1: Measurement should be performed in the dark room, optical ambient temperature =25°C, and backlight current I<sub>L</sub>=20 mA

Note 2: To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

#### Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



Note 4. From liquid crystal characteristics, response time will become slower and the color of panel will become darker when ambient temperature is below 25°C.

 $Contrastratio = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$ 

Note 5. Contrast ratio is calculated with the following formula.

#### Note 6. White Vi=Vi50 $\mu$ 1.5V

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 27/30

Black Vi=Vi50 ± 2.0V


"±" means that the analog input signal swings in phase with COM signal.

"µ" means that the analog input signal swings out of phase with COM signal.

Vi50 :The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle: refer to figure as below.



Note 8. The viewing angles are measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 9. Brightness is measured at the center point of the display area.



Page: 28/30

### G. Reliability Test Items

No.	Test items	Conditions	Remark	
1	High Temperature Storage	Ta= 85 °C	240Hrs	
2	Low Temperature Storage	Ta= -30°C	240Hrs	
3	High Temperature Operation	Ta= 70 °C 240H		
4	Low Temperature Operation	Ta= -20°C	240Hrs	
5	High Temperature & High Humidity	Ta= 60°C. 90% RH	240Hrs	Operation
6	Heat Shock	-25°C~70°C, 50 cycle, 2	Non-operation	
7	Electrostatic Discharge	±200V,200pF(0 $\Omega$ ), once for $\epsilon$	Non-operation	
8	Vibration (With Carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz –6dB/Octave from 200~500H	IEC 68-34	
9	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces		


Note 1: In the standard conditions, there is no display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 2: Ta: Ambient temperature.



Page: 29/30

### H. Packing Form



MAX. CAPACITY:160 MODULES MAX. WEIGHT: 12Kg MEAS. 520mm\*340mm\*250mm



Page: 30/30

### I. Application Note

### 1. Recommand Register Settings

For better display performance, we strongly suggest you follow the recommended register settings.

R01	$\rightarrow$	"2AEF"h
R03	$\rightarrow$	"7872"h
R00	$\rightarrow$	"0004"h
R0E	)→	"000C"h
R0E	$\rightarrow$	"3100"h
R1E	$\rightarrow$	"00A8"h
R2E	$\rightarrow$	"B945"h
R30	$\rightarrow$	"0304"h
R31	$\rightarrow$	"0507"h
R32	$\rightarrow$	"0405"h
R33	$\rightarrow$	"0007"h
R34	$\rightarrow$	"0507"h
R35	$\rightarrow$	"0004"h
R36	$\rightarrow$	"0605"h
R37	$\rightarrow$	"0103"h
R3A	$\rightarrow$	"000F"h
R3B	$\rightarrow$	"000F"h