

() Preliminary Specifications
(√) Final Specifications

Module	11.6" HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B116XTK01.1 (H/W:0A)
Note (♠)	oTP-Lite Display

Customer	Date					
Checked & Approved by	Date					
Note: This Specification is subject to change without notice.						

Approved by	Date				
Terry Chien	2015/07/10				
Prepared by	Date				
<u>HuiwenHuang</u>	<u>2015/07/10</u>				
NBBU Marketing Division AU Optronics corporation					

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 General Touch Specification	
2.3 Optical Characteristics	7
3. Functional Block Diagram	12
4. Absolute Maximum Ratings	13
4.1 Absolute Ratings of TFT LCD Module	13
4.2 Absolute Ratings of Touch Sensor	13
4.3 Absolute Ratings of Environment	
5. Electrical Characteristics	14
5.1 TFT LCD Module	14
5.2 Backlight Unit	17
5.3 Touch Sensor Power Consumption	18
6. Signal Interface Characteristic	19
6.1 Pixel Format Image	19
6.2 Integration Interface Requirement	20
6.3 Interface Timing	21
6.4 Power sequence	23
7. Panel Reliability Test	26
7.1 Vibration Test	26
7.2 Shock Test	26
7.3 Reliability Test	26
8. Mechanical Characteristics	27
8.1 LCM Outline Dimension	27
9. Shipping and Package	30
9.1 Shipping Label Format	30
9.2 Packing Label Format	
9.3 Carton Package	31
9.4 Shipping Package of Palletizing Sequence	32
10. Appendix: (EDID Description)	33



Record of Revision

Version and Date		and Date Page Old description		New Description	Remark
0.1	2015/04/15	All	First Edition for Customer		
0.2	2015/05/11	5	Power consumption = TBD	Power consumption = 2.7 W	
		14	PDD= TBD, IDD= TBD	PDD= 1.1, IDD= 333	
1.0					



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

4 of 35



AU OPTRONICS CORPORATION

2. General Description

B116XTK01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16: 9 HD, 1366(H) x 768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B116XTK01.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	293.8	293.8			
Active Area	[mm]	256.13 x 144	.0			
Pixels H x V		1366 x 3(RG	B) x 768			
Pixel Pitch	[mm]	0.1875 x 0.18	375			
Pixel Format		R.G.B. Vertic	cal Stripe			
Display Mode		Normally Wi	nite			
White Luminance (ILED= 24 mA)	[cd/m ²]	200 typ(5 points average) (Total Solution) 170 min (5 points average) (Total Solution)			,	
Luminance Uniformity		1.25 max (5 points)				
Contrast Ratio		400:1 typ				
Response Time	[ms]	8 typ/16 Ma	X			
Nominal Input Voltage VDD	[Volt]	+3.3 typ				
Power Consumption	[Watt]	2.7 (Include	Logic and B	LU power)		
Weight	[Grams]	210 max				
Physical Size			Min.	Тур.	Max.	
(Include bracket)		Length	277.5	278.0	278.5	
	[mm]	Width	167.5	168.0	168.5	
Thicknessss		Thickness	3.0 (Panel 3.2 (PCBA	,		
Electrical Interface		1 Lane eDP	•			
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare				
Support Color		262K colors	(RGB 6-bit)			

B116XTK01.1 Document Version:1.0 5 of 35



Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 General Touch Specification

Items	Unit	Specifications
Type of Touch Sensor		Projective Capacitive (on cell)
Panel Size		11.6''
TP Active Area	mm	257.550 x 146.160
Interface		USB
Report Rate	Hz	Follow win8 – 100Hz
Multi-Touch Point		10 points
Input method		Finger
Touch panel sensor IC		Raydium
Channel		51 x 29
Distance between 2 point	mm	Follow win8
Surface hardness	Н	3 (note 1)
Surface Treatment		NA
TP F/W version		1.5.4.6.10.3.4
Support OS		Window 8.1



2.3 Optical Characteristics


Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=24 mA			5 points average	170	200	-	cd/m²	1, 4, 5.
Viewing Angle		θ _R θ _L	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degree	4.0
Viewing Ai	igie	Ψн Ψ∟	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9
Luminan Uniformi		δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminan Uniformi		δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast R	atio	CR		-	400	-		4, 6
Cross ta	lk	%		-	-	4		4, 7
Response 1	lime	T_{RT}	Rising + Falling	-	8	16		
	Red	Rx		0.529	0.559	0.589		
		Ry		0.309	0.339	0.369		
Calar	Green	Gx		0.308	0.338	0.368		
Color / Chromaticity	010011	Gy		0.539	0.569	0.599		
Coodinates	Blue	Bx	CIE 1931	0.131	0.161	0.191		4
	DIOC	Ву		0.104	0.134	0.164		
	White	Wx		0.283	0.313	0.343		
	VVIIIIE	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		


B116XTK01.1 Document Version :1.0 7 of 35



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

Maximum Brightness of five points $\delta_{W5} =$ Minimum Brightness of five points


Maximum Brightness of thirteen points δ w13 Minimum Brightness of thirteen points



AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot Y_L = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Briahtness on the "White" state
Briahtness on the "Black" state



AU OPTRONICS CORPORATION


Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (θ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)



B116XTK01.1 <u>Document Version :1.0</u> 12 of 35



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratinas of Touch Sensor

/ \DJUIUIU I\u0011	112 / 12301010 1/41111 3 3 01 100011 0011301								
ltem	Symbol	Min	Max	Unit	Conditions				
Touch Sensor Power Supply (Touch IC Unit)	Vin	3.0	3.6	[Volt]					
Touch Sensor Power ripple	VTSP-Ripple	-	100	[mV] p-p					

4.3 Absolute Ratings of Environment

1.0 / kb30.010 Kdiiiigs 01 Liivii 01iii101ii									
Item	Symbol	Min	Max	Unit	Conditions				
Operating	TOP	0	+50	[°C]	Note 4				
Operation	HOP	5	95	[%RH]	Note 4				
Storage	TST	-20	+60	[°C]	Note 4				
Storage Humidity	HST	5	95	[%RH]	Note 4				

Note 1: At Ta (25° C)


Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal, for example)



13 of 35



5. Electrical Characteristics

5.1 TFT LCD Module


5.1.1 Power Specification

Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		1.1	[Watt]	Note 1
IDD	IDD Current	-		333	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Mosaic Pattern at 3.3V driving voltage. (Pmax=V3.3 x IBlack)

Note 2: Measure Condition



Vin rising time




5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link								
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		٧				
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV				

Follow as VESA display port standard V1.1a

15 of 35



Display Port AUX_CH signal:



Display port AUX_CH							
		Min	Тур	Мах	unit		
VCM	AUX DC Common Mode Voltage		0		٧		
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧		

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

Display port VHPD							
		Min	Тур	Max	unit		
VHPD	HPD Voltage	2.25		3.6	V		

Fallow as VESA display port standard V1.1a.



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.6	[Watt]	(Ta=25°C), Note 1 Vin=12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _F =24mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	6.0 (Note 2)	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.5	ı	5.5	[Volt]	
LED Enable Input Low Level	VEED_EIN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	ı	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	1 (Note 3)	1	100	%	

註解 [V2]:

This is the general spec.. If any special request, please consult with PM team leader

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.

Note 2: Measured in panel VIN

Note 3: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

17 of 35



5.3 Touch Sensor Power Consumption

Items	Symbol	Spe	ecificati	Unit	Notes	
		Min.	Тур.	Max.		
	VDD	-	3.3	-	٧	
Touch Panel Power Supply (Touch IC Unit)	Pvtsp	-	190	-	mW	Active mode
	Pvtsp	-	35	-	mW	ldle Mode
	Pvtsp	-	0	-	mW	Sleep Mode

B116XTK01.1 Document Version:1.0 18 of 35

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1						13	366
1st Line	R G B	R G B		R	G	В	R	G B
		-	1					1
	;		;		í			.
	:	:	:					:
			•		•			,
	:	:	•		;			;
			•		•			,
	;	:	;		,			;
	1	•	1		١			1
768th Line	R G B	R G B		R	G	В	R	G B

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	I-PEX or compatible
Type / Part Number	20455-040E-12R or compatible
Mating Housing /Part Number	20453-040T-01 or compatible

6.2.2 Pin Assignment


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

2 H 3 N 4 N 5 H	IC IC _GND ane0_N ane0_P	Function No connect High Speed Ground No connect No connect High Speed Ground Comp Signal Link Lane 0
2 H 3 N 4 N 5 H	_GND IC IC _GND ane0_N ane0_P	High Speed Ground No connect No connect High Speed Ground Comp Signal Link Lane 0
3 N 4 N 5 H	IC IC _GND ane0_N ane0_P	No connect No connect High Speed Ground Comp Signal Link Lane 0
4 N 5 H	IC _GND ane0_N ane0_P	No connect High Speed Ground Comp Signal Link Lane 0
5 H	_GND ane0_N ane0_P	High Speed Ground Comp Signal Link Lane 0
	ane0_N ane0_P	Comp Signal Link Lane 0
	ane0_P	
6 Lo		
7 Lo		True Signal Link Lane 0
8 H	_GND	High Speed Ground
9 A	.UX_CH_P	True Signal Auxiliary Ch.
10 A	.UX_CH_N	Comp Signal Auxiliary Ch.
11 H	_GND	High Speed Ground
12 LC	CD_VCC	LCD logic and driver power
13 LC	CD_VCC	LCD logic and driver power
14 LC	CD_Self_Test	LCD Panel Self Test Enable
	CD_GND	LCD logic and driver ground
16 LC	CD_GND	LCD logic and driver ground
17 H	PD	HPD signal pin
18 BI	L_GND	Backlight ground
19 BI	L_GND	Backlight ground
20 BI	L_GND	Backlight ground
	L_GND	Backlight ground
22 BI	L_Enable	Backlight On / Off
23 BI	L_PWM_DIM	System PWM signal Input
24 N	IC	No connect
25 N	IC	No connect
		No connect
27 BI	L_PWR	Backlight power
28 BI	L_PWR	Backlight power
29 BI	L_PWR	Backlight power
	IC	No connect
	P_D-	USB Data- for Touch
32 TF	P_D+	USB Data+ for Touch
	SND	Ground-Shield
34 V		Touch panel power supply (5V for USB)
35 V		Touch panel power supply (5V for USB)

36	NC/TP_EN (10pin CNT) NC (8pin CNT)	No Connection (Reserve for Touch function enable)
37	TP_CLK	NC for USB input
38	TP_Data	NC for USB input
39	INT	NC for USB input
40	RST	NC for USB input

Note1: Start from right side


Note2: Input signals shall be low or High-impedance state when VDD is off.



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.

Internal circuit of **eDP inputs** are as following.



6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	ı	60	-	Hz
Clock frequency		1/ Tclock	66.9	66.9 72 80		MHz
.,	Period	Tv	788	824	768+A	
Vertical	Active	T _{VD}		T _{Line}		
Section	Blanking	T _{VB}	20	56	Α	
	Period	Тн	1416	1456	1366+B	
Horizontal	Active	T _{HD}		Tclock		
Section	Blanking	Тнв	50	90	В	

註解 [V4]: This the HD resolution setting. If other resolution required, please depends on RD suggestion and consult with PM team leader

Note 1: DE mode only

Note 2: The maximum clock frequency = (1366+B)*(768+A)*60 < 80MHz


6.3.2 Timing diagram



6.4 Power sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only


Display Port panel power sequence timing parameter:

Timing parameter	Description	Reqd. by	Limits			Notes
			Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- **Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	370
T15	10	948
T16	10	723
T17	10	S#0
T18	0.5	10
T19	1*	
T20	1*	(()

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

• Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

• Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

• Active time: 2 ms

• Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50 % RH,250h	
Thermal Shock Test	Ta=-20°C to 60 °C, Duration at 30min,100cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


8. Mechanical Characteristics

8.1 LCM Outline Dimension

8.1.1 Standard Front View




The drawing following 2D standard drawing and remark.



B116XTK01.1 Document Version: 1.0

8.1.2 Standard Rear View



B116XTK01.1 Document Version :1.0

9. Shipping and Package


9.1 Shipping Label Format




9.2 Packing Label Format



9.3 Carton Package



9.4 Shipping Package of Palletizing Sequence



10. Appendix: (EDID Description)

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	5C	01011100	92	
0B	hex, LSB first	11	00010001	17	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	19	00011001	25	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	1A	00011010	26	
16	Max V image size (rounded to cm)	0E	00001110	14	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	6B	01101011	107	
1 A	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245	
1B	Red x (Upper 8 bits)	91	10010001	145	
1C	Red y/ highER 8 bits	55	01010101	85	
1D	Green x	54	01010100	84	
1E	Green y	91	10010001	145	
1F	Blue x	27	00100111	39	
20	Blue y	22	00100010	34	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	_
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	

29		01	0000001	1	
2A	Standard timing #3	01	0000001	1	
2B		01	0000001	1	
2C	Standard timing #4	01	0000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	89	10001001	137	
37	Pixel Clock/10000 USB	1D	00011101	29	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits	D0	11010000	208	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	00	00000000	0	
3C	Vertical Blanking Lower 8bits	20	00100000	32	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	28	00101000	40	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	36	00110110	54	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	00	00000000	0	
43	Vertical Image Size Lower 8bits	90	10010000	144	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	

57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	31	00110001	49	1
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	58	01011000	88	Х
76	Manufacture P/N	54	01010100	84	Т
77	Manufacture P/N	4B	01001011	75	K
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	31	00110001	49	1
7A	Manufacture P/N	2E	00101110	46	-
7B	Manufacture P/N	31	00110001	49	1
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	D0	11010000	208	

B116XTK01.1 <u>Document Version :1.0</u> 35 of 35