

(V)	Preliminary	Speci	ificat	tions
-----	---	--------------------	-------	--------	-------

() Final Specifications

Module	15.4" WSXGA+ Color TFT-LCD
Model Name	B154SW01 VB (HW 8A)

Customer	Date	Approved by	Date
Checked & Approved by	Date	Prepared by	Date
Note: This Specification is sunotice.	ubject to change without		eting Division / cs corporation



Contents

1.	Handling Precautions	4
2.	General Description	5
	2.1 General Specification	
	2.2 Optical Characteristics	
3.	Functional Block Diagram	11
4.	Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Backlight Unit	
	4.3 Absolute Ratings of Environment	12
5.	Electrical characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	1;
6.	Signal Characteristic	17
	6.1 Pixel Format Image	
	6.2 The input data format	
	6.3 Signal Description/Pin Assignment	19
	6.4 Interface Timing	
7.	Connector Description	
	7.1 TFT LCD Module	25
	7.2 Backlight Unit	25
	7.3 Signal for Lamp connector	25
8.	Dynamic Test	26
	8.1 Vibration Test	20
	8.2 Shock Test Spec:	20
9.	Reliability	
10	0. Mechanical Characteristics	28
	10.1 LCM Outline Dimension	28
	10.2 Screw Hole Depth and Center Position	30
11	1. Shipping and Package	
	11.1 Shipping Label Format	3
	11.2 Carton package	
	11.3 Shipping package of palletizing sequence	
12	2. Appendix: EDID description	
	·	



Record of Revision

Vei	sion and Date	Page	Old description	New Description	Remark
0.1	2007/10/03	All	First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp (CCFL) in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CCFL in it is supplied by Limited Current Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

AUO NBBU spec. Template 1.0 4 of 36



AU OPTRONICS CORPORATION

2. General Description

B154SW01 VB is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WSXGA+ (1680(H) x 1050(V)) screen and 262k colors (RGB 6-bits data driver) without backlight inverter. All input signals are LVDS interface compatible.

B154SW01 VB is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	391 (15.4W")				
Active Area	[mm]	331.4 x 207.1				
Pixels H x V		1680 x 3(RG	B) x 1050			
Pixel Pitch	[mm]	0.19725 x 0.1	19725			
Pixel Format		R.G.B. Vertic	al Stripe			
Display Mode		Normally Wh	ite			
White Luminance (Iccfl=6.0mA) Note: Iccfl is lamp current	[cd/m ²]	200 typ. (5 points average) 170 min. (5 points average) (Note1)				
Luminance Uniformity		TBD max. (5 points) TBD max (13 points) (Note2)				
Contrast Ratio		400 typ				
Response Time	[ms]	8 typ / 16 ma	x			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	TBD max.				
Weight	[Grams]	570 max.				
Physical Size	[mm]		L	W	T	
		Max	344.5	222.5	6.5	
		Typical 344 222 -			-	
		Min 343.5 221.5 -				
Electrical Interface		2 channel LV	DS			
Surface Treatment		Glare, Hardn	ess 3H,			



Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical CharacteristicsThe optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item	Unit	Conditions	Min.	Тур.	Max.	Note	
White Luminance IccfL=6.0mA	[cd/m ²]	5 points average	170	200	-	1, 4, 5.	
	[degree] [degree]	Horizontal (Right)	-	70 70	•		
Viewing Angle	[degree]	CR = 10 (Left) Vertical	-	60	-	8	
	[degree]	(Upper) CR = 10 (Lower)	-	60	-		
Luminance Uniformity		5 Points	-	-	TBD	1	
Luminance Uniformity		13 Points	-	-	TBD	2	
CR: Contrast Ratio			300	400	-	6	
Cross talk %					TBD	7	
	[msec]	Rising	-	-	-		
Response Time	[msec]	Falling	-	-	-	8	
	[msec]	Rising + Falling	-	8	16		
		Red x	TBD	TBD	TBD		
		Red y	TBD	TBD	TBD		
		Green x	TBD	TBD	TBD		
Chromaticity of color Coordinates		Green y	TBD	TBD	TBD		
(CIE 1931)		Blue x	TBD	TBD	TBD	2,8	
		Blue y	TBD	TBD	TBD		
		White x	TBD	0.313	TBD		
		White y	TBD	0.329	TBD		
NTSC	%	CIE 1931	-	45	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points

Note 4: Measurement method



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)=
$$\frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




9 of 36



AU OPTRONICS CORPORATION

Note 8. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 15.4 inches wide Color TFT/LCD Module:



AUO NBBU spec. Template 1.0 11 of 36



AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions
CCFL Current	ICCFL	-	6.5	[mA] rms	Note 1,2


4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

 $+ \bigcirc \bigcirc$



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	TBD	[Watt]	Note 1/2
IDD	IDD Current	TBD	TBD	TBD	[mA]	Note 1/2
lRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time

AUO NBBU spec. Template 1.0 13 of 36



5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





AU OPTRONICS CORPORATION

CCFL Parameter guideline for CCFL Inverter selection (Ref. Remark 1)

Parameter	Min	Тур	Max	Units	Condition
CCFL current(IccFL)	2.0	6.0	6.5	[mA] rms	(Ta=25°C)
					Note 1
CCFL Frequency(Fccfl)	50	-	80	[KHz]	(Ta=25°C) Note 2,3
CCFL startup Voltage(Vs)			1650	[Volt] rms	(Ta= 0°C) Note 4
CCFL startup Voltage(Vs)			1460	[Volt] rms	(Ta= 25°C) Note 4
CCFL Voltage (Reference) (VCCFL)	653	730	803	[Volt] rms	(Ta=25°C) Note 5
CCFL Power consumption (Pccfl)	-	4.38	4.82	[Watt]	(Ta=25°C) Note 5
CCFL Life-Time	12,000	-	-	Hour	(Ta=25°C)
					Note 7

To optimun TFT LCD performance, the LAMP Frequesncy define as:50~60 kHz

Remark 1: Typ are AUO recommended Design Points.

- 1-1 All of characteristics listed are measured under the condition using the AUO Test inverter.
- 1-2 In case of using an inverter other than listed, it is recommended to check the inverter carefully.

 Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- 1-3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
- 1-4 Generally, CCFL has some amount of delay time after applying starting voltage. It is recommended to keep on applying starting voltage for **1** [Sec] until discharge.
- 1-5 CCFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- 1-6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.


Note 1: It should be employed the inverter which has "Duty Dimming", if ICCFL is less than 4mA.


AUO NBBU spec. Template 1.0 15 of 36



AU OPTRONICS CORPORATION

- **Note 2:** CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- **Note 3:** The frequency range will not affect to lamp life and reliability characteristics.
- **Note 4:** The output voltage of inverter should be able to give out a power after ballast capacitor, the generating capacity have to be larger than a lamp startup voltage, otherwise backlight may has blinking for a moment after turns on or can not be turned on.
- **Note 5:** Calculator value for reference (ICCFL×VCCFL=PCCFL)
- **Note 6:** Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.
 - It shall help increase the lamp lifetime and reduce leakage current.
 - a. The asymmetry rate of the inverter waveform should be less than 10%.
 - b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$.
 - * Inverter output waveform had better be more similar to ideal sine wave.





Note 7: It is an edge-type BLU with single CCFL, the life-time define as the brightness decay to 50% of original value and under normal operation.



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		0			1			1	27	8	16	79	9
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
							1		,				
		•			•		•		•				
		•					•		•				
		•					•		•				
		٠					•		٠				
					•		•		•			•	
		•			•		1		,				
1050th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 The input data format

RxCLKIN		/
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Cianal Name	Description	
Signal Name	Description (MOD)	Dad sixel Data
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	, ,	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	. ,	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 59.5 MHZ The signal
		is used to strobe the pixel data and DE signals.
		All pixel data shall be valid at the falling edge
		when the DE signal is low.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data
		shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Signal Description/Pin Assignment


LVDS is a differential signal technology for LCD interface and high speed data transfer device.


PIN#	Signal Name	Description
1	GND	Power Ground
2	VDD	+ 3.3V Power Supply
3	VDD	+ 3.3V Power Supply
4	VEDID	+ 3.3V EDID Power
5	AGING	Aging Mode Power Supply
6	CLKEDID	EDID Clock Input
7	DATAEDID	EDID Data Input
8	Odd_Rin0-	-LVDS Differential Data Input
9	Odd_Rin0+	+LVDS Differential Data Input
10	GND	Power Ground
11	Odd_Rin1-	-LVDS Differential Data Input
12	Odd_Rin1+	+LVDS Differential Data Input
13	GND	Power Ground
14	Odd_Rin2-	-LVDS Differential Data Input
15	Odd_Rin2+	+LVDS Differential Data Input
16	GND	Power Ground
17	Odd_ClkIN-	-LVDS Differential Clock Input
18	Odd_ClkIN+	+LVDS Differential Clock Input
19	GND	Power Ground
20	Even_Rin0-	-LVDS Differential Data Input
21	Even_Rin0+	+LVDS Differential Data Input
22	GND	Power Ground
23	Even_Rin1-	-LVDS Differential Data Input
24	Even_Rin1+	+LVDS Differential Data Input
25	GND	Power Ground
26	Even_Rin2-	-LVDS Differential Data Input
27	Even_Rin2+	+LVDS Differential Data Input
28	GND	Power Ground
29	Even_ClkIN-	-LVDS Differential Clock Input
30	Even_ClkIN+	+LVDS Differential Clock Input

0 19 of 36 AUO NBBU spec. Template 1.0



Note1: Start from right side






Note2: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

internal circuit of LVDS inputs are as following.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input



21 of 36



6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1680x1050 /59.5Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	50	60	-	Hz
Clock frequency		1/ T _{Clock}	40	59.5	80	MHz
	Period	T _V	-	1080	•	
Vertical Section	Active	T _{VD}	400	1050	1200	T_{Line}
	Blanking	T _{VB}	-	30	-	
	Period	T _H	-	1840	-	
Horizontal Section	Active	T _{HD}	1680	1680	1680	T_{Clock}
	Blanking	T _{HB}	-	160	-	

Note: DE mode only

22 of 36 AUO NBBU spec. Template 1.0



6.4.2 Timing diagram




23 of 36 AUO NBBU spec. Template 1.0



AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Davamatav		Units			
Parameter	Min. Typ.		Max.	Units	
T1	0.5	-	10	(ms)	
T2	0	-	50	(ms)	
Т3	0	-	50	(ms)	
T4	400	-	-	(ms)	
T5	200	-	-	(ms)	
T6	200	-	-	(ms)	
T7	0	-	10	(ms)	

AUO NBBU spec. Template 1.0 24 of 36



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	JAE or compatible
Type / Part Number	FI-XB30SL-HF10 or compatible
Mating Housing/Part Number	FI-X30H or compatible

7.2 Backlight Unit

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1-TB

7.3 Signal for Lamp connector

Pin #	Cable color	Signal Name		
1	Pink	Lamp High Voltage		
2	White	Lamp Low Voltage		

AUO NBBU spec. Template 1.0 25 of 36



8. Dynamic Test

8.1 Vibration Test

Test condition:

Acceleration: 2.16G

10 - 500Hz Random Frequency:

30 Minutes each Axis (X, Y, Z) Sweep:

8.2 Shock Test Spec:

Test condition:

Acceleration: 240 G, Half sine wave

Active time: 2 ms

Pulse: +/-X,+/-Y,+/-Z, one time for each side

Remark:

1. Ambient condition is $25 \pm 5^{\circ}$ C, Relative humidity: $40\% \sim 70\%$

2. Non-packaged and Non-operation



9. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 95%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, Room RH, 300h	
Low Temperature Storage	Ta= -20℃, Room RH, 300h	
Thermal Shock Test	Ta=-25°C to 65°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%


27 of 36 AUO NBBU spec. Template 1.0



AU OPTRONICS CORPORATION

10. Mechanical Characteristics


10.1 LCM Outline Dimension



AUO NBBU spec. Template 1.0 28 of 36



AU OPTRONICS CORPORATION



AUO NBBU spec. Template 1.0




10.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.5 mm (Ref. drawing)

Screw hole center location, from front surface = 3.7 ± 0.2 mm (Ref. drawing)


Screw Torque: Maximum 2.0 kgf-cm



AUO NBBU spec. Template 1.0 30 of 36



11. Shipping and Package





AUO NBBU spec. Template 1.0 31 of 36



11.2 Carton package

The outside dimension of carton is 454 (L)mm x 388 (W)mm x 352 (H)mm





32 of 36 AUO NBBU spec. Template 1.0



12. Appendix: EDID description

	B154SW01 VB EDID Code				
Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	7B	01111011	123	
0B	hex, LSB first	1B	00011011	27	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	00000001	1	
11	Year of manufacture	11	00010001	17	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	03	00000011	3	
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128	
15	Max H image size (rounded to cm)	21	00100001	33	
16	Max V image size (rounded to cm)	15	00010101	21	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg	0A	00001010	10	
	Blk#1)				
19	Red/green low bits (Lower 2:2:2:2 bits)	87	10000111	135	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245	
1B	Red x (Upper 8 bits)	94	10010100	148	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	4F	01001111	79	
1E	Green y	8C	10001100	140	
1F	Blue x	27	00100111	39	
20	Blue y	27	00100111	39	

33 of 36 AUO NBBU spec. Template 1.0



21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 1 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2 28 Standard timing #3 01 00000001 1 29 01 00000001 1 2 28 Standard timing #3 01 00000001 1 29 Standard timing #4 01 00000001 1 20 Standard timing #5 01 00000001 1 25 Standard timing #6 01 00000001 1 31				1		
23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 0 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 0 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 0 2F 01 00000001 1 0 2F 01 00000001 1 0 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 <t< th=""><th>21</th><th>White x</th><th>50</th><th>01010000</th><th>80</th><th></th></t<>	21	White x	50	01010000	80	
24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 00000001 1 2A Standard timing #3 01 00000001 1 0 2B Standard timing #3 01 00000001 1 0 00000001 1 0 00000001 1 0 00000001 1 0 00000001 1 0 0 00000001 1 0 1 0 1 <t< th=""><th>22</th><th>White y</th><th>54</th><th>01010100</th><th>84</th><th></th></t<>	22	White y	54	01010100	84	
25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 0 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 0 2F 01 00000001 1 0 2F 01 00000001 1 0 30 Standard timing #6 01 00000001 1 31 01 00000001 1 0 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 <	23	Established timing 1	00	00000000	0	
26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 USB	24	Established timing 2	00	00000000	0	
27	25	Established timing 3	00	00000000	0	
28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 0011001 51 38 Horz active Lower 8bits 90	26	Standard timing #1	01	00000001	1	
29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E	27		01	0000001	1	
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Blanking Lower 8bits 1E 00011110	28	Standard timing #2	01	00000001	1	
2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110010 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Blanking	29		01	00000001	1	
2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 0011001 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Blanking Lower 8bits 1A 00011010 26 3C Vertical Blanking L	2A	Standard timing #3	01	0000001	1	
2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011110 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	2B		01	0000001	1	
2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011110 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	2C	Standard timing #4	01	00000001	1	
2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	2D		01	0000001	1	
30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	2E	Standard timing #5	01	0000001	1	
31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	2F		01	0000001	1	
32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	30	Standard timing #6	01	00000001	1	
33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	31		01	0000001	1	
34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	32	Standard timing #7	01	0000001	1	
35 01 00000001 1 36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	33		01	0000001	1	
36 Pixel Clock/10000 LSB 5E 01011110 94 37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	34	Standard timing #8	01	0000001	1	
37 Pixel Clock/10000 USB 33 00110011 51 38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	35		01	0000001	1	
38 Horz active Lower 8bits 90 10010000 144 39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	36	Pixel Clock/10000 LSB	5E	01011110	94	
39 Horz blanking Lower 8bits 5E 01011110 94 3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	37	Pixel Clock/10000 USB	33	00110011	51	
3A HorzAct:HorzBlnk Upper 4:4 bits 61 01100001 97 3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	38	Horz active Lower 8bits	90	10010000	144	
3B Vertical Active Lower 8bits 1A 00011010 26 3C Vertical Blanking Lower 8bits 1E 00011110 30	39	Horz blanking Lower 8bits	5E	01011110	94	
3C Vertical Blanking Lower 8bits 1E 00011110 30	3A	HorzAct:HorzBlnk Upper 4:4 bits	61	01100001	97	
	3B	Vertical Active Lower 8bits	1A	00011010	26	
3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 01000000 64	3C	Vertical Blanking Lower 8bits	1E	00011110	30	
	3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E HorzSync. Offset 30 00110000 48	3E	HorzSync. Offset	30	00110000	48	
3F HorzSync.Width 20 00100000 32	3F	HorzSync.Width	20	00100000	32	
40 VertSync.Offset : VertSync.Width 36 00110110 54	40	VertSync.Offset : VertSync.Width	36	00110110	54	
41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0	41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42 Horizontal Image Size Lower 8bits 4B 01001011 75	42	Horizontal Image Size Lower 8bits	4B	01001011	75	
43 Vertical Image Size Lower 8bits CF 11001111 207	43	Vertical Image Size Lower 8bits	CF	11001111	207	
44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16	44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45 Horizontal Border (zero for internal LCD) 00 00000000 0	45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46 Vertical Border (zero for internal LCD) 00 00000000 0	46	Vertical Border (zero for internal LCD)	00	00000000	0	
Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24	47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	



		<u> </u>		Γ	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5 A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		Ī	00000000	0	ĺ



6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	34	00110100	52	4
75	Manufacture P/N	53	01010011	83	S
76	Manufacture P/N	57	01010111	87	W
77	Manufacture P/N	30	00110000	48	0
78	Manufacture P/N	31	00110001	49	1
79	Manufacture P/N	20	00100000	32	
7 A	Manufacture P/N	56	01010110	86	V
7B	Manufacture P/N	42	01000010	66	В
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	6	00000110	6	
			SUM	6144	

36 of 36 AUO NBBU spec. Template 1.0