




## Product Specification

AU OPTRONICS CORPORATION

( ) Preliminary Specifications

( V ) Final Specifications

Module	14.0" (13.98") HD+ 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140RTN02.2 (H/W:0A)
Note (  )	<i>LED Backlight with driving circuit design</i>

Customer	Date
	<u>2013</u>
Checked & Approved by	Date
Note: This Specification is subject to change without notice.	

Approved by	Date
<u>Jonken Fan</u>	<u>04/15/2013</u>
Prepared by	Date
<u>Queena Lee</u>	<u>04/15/2013</u>
NBBU Marketing Division AU Optronics corporation	



## Contents

<b>1. Handling Precautions .....</b>	<b>4</b>
<b>2. General Description .....</b>	<b>5</b>
2.1 General Specification .....	5
2.2 Optical Characteristics .....	6
<b>3. Functional Block Diagram .....</b>	<b>11</b>
<b>4. Absolute Maximum Ratings.....</b>	<b>11</b>
<b>4. Absolute Maximum Ratings.....</b>	<b>12</b>
4.1 Absolute Ratings of TFT LCD Module .....	12
4.2 Absolute Ratings of Environment .....	12
<b>5. Electrical Characteristics.....</b>	<b>13</b>
5.1 TFT LCD Module.....	13
5.2 Backlight Unit .....	15
<b>6. Signal Interface Characteristic.....</b>	<b>16</b>
6.1 Pixel Format Image .....	16
6.2 The Input Data Format .....	17
6.3 Integration Interface Requirement.....	18
6.4 Interface Timing .....	20
<b>7. Panel Reliability Test.....</b>	<b>22</b>
7.1 Vibration Test .....	22
7.2 Shock Test .....	22
7.3 Reliability Test.....	22
<b>8. Mechanical Characteristics.....</b>	<b>23</b>
8.1 LCM Outline Dimension.....	23
<b>9. Shipping and Package .....</b>	<b>25</b>
9.1 Shipping /Carton Label Format .....	25
9.2 Carton Package.....	26
9.3 Shipping Package of Palletizing Sequence.....	26
<b>10. Appendix: EDID Description .....</b>	<b>27</b>



## Product Specification

AU OPTRONICS CORPORATION

### Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2012/08/16	All	First Edition for Customer		
0.2 2012/08/29	23	Correct module drawing size value which is from the system mounting hole to the panel edge.	Changed from "6.4 ± 0.01" to "3.2 ± 0.1"mm	
	23	N/A	On the center of drawing, we add the word " System bezel opening no more than 1.0mm larger than active area on all 4 sides"	
0.3 2012/12/27	25	Shipping Label "X10"	Changed to "A00"	
	24	Correct 2D Drawing for LTE Noise Issue		
	31	Correct EDID		
0.4 2013/4/15	6	Chromaticity Coodinates Value : TBD	Add Chromaticity Coodinates Value	

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentarily. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

## 2. General Description

B140RTN02.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1600(H) x900(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B140RTN02.2 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications			
Screen Diagonal	[mm]	355.22			
Active Area	[mm]	309.60 X 174.15			
Pixels H x V		1600x3(RGB) x 900			
Pixel Pitch	[mm]	0.1935X 0.1935			
Pixel Format		R.G.B. Vertical Stripe			
Display Mode		Normally White			
White Luminance (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	300 typ. (5 points average) 255 min			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		400 (typ)			
Response Time	[ms]	8 typ / 16 Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	4.0 max. (Include Logic and Blu power)			
Weight	[Grams]	325 max.			
Physical Size <b>Include bracket</b>	[mm]		Min.	Typ.	Max.
		Length	319.9	320.4	320.9
		Width	204.6	205.1	205.6
		Thickness			3.6
Electrical Interface		2 channel LVDS			
Glass Thickness	[mm]	0.5			
Surface Treatment		Anti-Glare, Hardness 3H			
Support Color		262K colors ( RGB 6-bit )			



# Product Specification

AU OPTRONICS CORPORATION

Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

## 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit	Note
White Luminance I <sub>LED</sub> =23mA			5 points average	255	300	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle		θ <sub>R</sub>	Horizontal (Right) CR = 10	40	45	-	degree	4, 9
		θ <sub>L</sub>		40	45	-		
		ψ <sub>H</sub>	Vertical (Upper) CR = 10	10	15	-		
		ψ <sub>L</sub>		30	35	-		
Luminance Uniformity		δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ <sub>13P</sub>	13 Points	-	-	1.53		2, 3, 4
Contrast Ratio		CR		300	400	-		4, 6
Cross talk		%				4		4, 7
Resoponse time		T <sub>RT</sub>	Rising + Falling	-	8	16	msec	
Color / Chromaticity Coodinates	Red	R <sub>x</sub>	CIE 1931	0.555	0.585	0.615	-	4
		R <sub>y</sub>		0.307	0.337	0.367		
	Green	G <sub>x</sub>		0.297	0.327	0.357		
		G <sub>y</sub>		0.559	0.589	0.619		
	Blue	B <sub>x</sub>		0.123	0.153	0.183		
		B <sub>y</sub>		0.094	0.124	0.154		
	White	W <sub>x</sub>		0.283	0.313	0.343		
		W <sub>y</sub>		0.299	0.329	0.359		
	NTSC			%				

**Note 1:** 5 points position (Ref: Active area)



**Note 2:** 13 points position (Ref: Active area)



**Note 3:** The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

**Note 4:** Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5 :** Definition of Average Luminance of White ( $Y_L$ ):

Measure the luminance of gray level 63 at 5 points ,  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

$L(x)$  is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6 :** Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

**Note 7 :** Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

$Y_A$  = Luminance of measured location without gray level 0 pattern ( $\text{cd/m}^2$ )


$Y_B$  = Luminance of measured location with gray level 0 pattern ( $\text{cd/m}^2$ )






## Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




## Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq 10$ , at the screen center, over a  $180^\circ$  horizontal and  $180^\circ$  vertical range (off-normal viewing angles). The  $180^\circ$  viewing angle range is broken down as follows;  $90^\circ$  ( $\theta$ ) horizontal left and right and  $90^\circ$  ( $\phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



## 3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 40 Pin two channel Module



## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

### 4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C )



Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range 

Storage Range  + 

## 5. Electrical Characteristics

### 5.1 TFT LCD Module

#### 5.1.1 Power Specification



Input power specifications are as follows;

The power specification are measured under 25°C and frame frequency under 60Hz

Symble	Parameter	Min	Typ	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.3	[Watt]	Note 1
IDD	IDD Current	-	-	433	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-		100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. ( $P_{max} = V_{3.3} \times I_{black}$ )

Note 2 : Measure Condition




Vin rising time

## 5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
$V_{TH}$	Differential Input High Threshold ( $V_{cm}=+1.2V$ )	-	100	[mV]
$V_{TL}$	Differential Input Low Threshold ( $V_{cm}=+1.2V$ )	-100	-	[mV]
$ V_{ID} $	Differential Input Voltage	100	600	[mV]
$V_{CM}$	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform



## 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Typ	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.7	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15000	-	-	Hour	(Ta=25°C), Note 2 If=20 mA

**Note 1:** Calculator value for reference  $P_{LED} = V_F$  (Normal Distribution) \*  $I_F$  (Normal Distribution) / Efficiency

**Note 2:** The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics


Parameter	Symbol	Min	Typ	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	Define as Connector Interface (Ta=25°C)
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.5	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	
PWM Logic Input Low Level		-	-	0.5	[Volt]	
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	--	100	%	

**Note 1:** Recommend system pull up/down resistor no bigger than 10kohm





## 6.2 The Input Data Format



Signal Name	Description	
R5 R4 R3 R2 R1 R0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB)	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
G5 G4 G3 G2 G1 G0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB)	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
B5 B4 B3 B2 B1 B0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB)	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

## 6.3 Integration Interface Requirement

### 6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	IPEX 20455-040E-12R or Compatible
Mating Housing/Part Number	IPEX 20453-040T-11 or Compatible


### 6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

PIN #	SIGNAL NAME	DESCRIPTION
1	NC	No Connection (Reserve)
2	VDD	+ 3.3V Power Supply
3	VDD	+ 3.3V Power Supply
4	VEDID	+ 3.3V EDID Power
5	N.C.	AUO reserved
6	CLKEDID	EDID Clock Input
7	DATAEDID	EDID Data Input
8	Odd_Rin0-	-LVDS Differential Data Input
9	Odd_Rin0+	+LVDS Differential Data Input
10	VSS	Power Ground
11	Odd_Rin1-	-LVDS Differential Data Input
12	Odd_Rin1+	+LVDS Differential Data Input
13	VSS	Power Ground
14	Odd_Rin2-	-LVDS Differential Data Input
15	Odd_Rin2+	+LVDS Differential Data Input
16	VSS	Power Ground
17	Odd_ClkIN-	-LVDS Differential Clock Input
18	Odd_ClkIN+	+LVDS Differential Clock Input
19	VSS	Ground
20	Even_Rin0-	-LVDS Differential Data Input

21	Even_Rin0+	+LVDS Differential Data Input
22	VSS	Power Ground
23	Even_Rin1-	-LVDS Differential Data Input
24	Even_Rin1+	+LVDS Differential Data Input
25	VSS	Power Ground
26	Even_Rin2-	-LVDS Differential Data Input
27	Even_Rin2+	+LVDS Differential Data Input
28	VSS	Power Ground
29	Even_ClkIN-	-LVDS Differential Clock Input
30	Even_ClkIN+	+LVDS Differential Clock Input
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No Connection (Reserve)
35	VPWM_EN	PWM logic input level
36	VLED_EN	LED enable input level
37	DCR_EN	Dynamic B/L Control enable(High enable)
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply

Note1 : Input signals shall be low or High-impedance state when VDD is off.



## 6.4 Interface Timing

### 6.4.1 Timing Characteristics

Basically, interface timings should match the 1600x900 /60Hz manufacturing guide line timing.


Parameter	Symbol	Min.	Typ.	Max.	Unit
Frame Rate	-		60	-	Hz
Clock frequency	$1/T_{\text{Clock}}$		55	80	MHz
Vertical Section	Period	$T_V$	926	928	900+A
	Active	$T_{VD}$	900		
	Blanking	$T_{VB}$	26	28	A
Horizontal Section	Period	$T_H$	880	987	800+B
	Active	$T_{HD}$	800		
	Blanking	$T_{HB}$	80	187	B

**Note 1 :** The above is as optimized setting

**Note 2 :** DE mode only


**Note 3 :** The maximum clock frequency =  $(800+B) \times (900+A) \times 60 < 80\text{MHz}$

### 6.4.2 Timing diagram




## 6.5 Power ON/OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



**Note :** When the adapter is hot plugged, the backlight power supply sequence is shown as below



Power Sequence Timing			
Parameter	Value		Units
	Min.	Max.	
T1	0.5	10	ms
T2	0	50	
T3	200	-	
T4	200	-	
T5	0	50	
T6	0	10	
T7	500	-	
T8	10	-	
T9	10	-	
T10	10	-	
T11	10	-	
T12	0.5	10	
T13	1	-	
T14	1	-	

Seamless change:  $T13/T14 = 5 \times T_{PWM}$

$T_{PWM} = 1/\text{PWM Frequency}$

**Note 1 :** If  $T3 < 200\text{ms}$ , the display garbage may occur. ( $T3 > 200\text{ms}$  is recommended)

**Note 2 :** If  $T1$  or  $T12 < 0.5\text{ms}$ , the inrush current may cause the damage of fuse. If  $T1$  or  $T12 < 0.5\text{ms}$ , the inrush current  $I^2t$  is under typical melt of fuse Spec, there is no mentioned problem.

## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:**

- Test method: Non-Operation
- Acceleration: 1.5 G
- Frequency: 10 - 500Hz Random
- Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:**

- Test method: Non-Operation
- Acceleration: 220 G , Half sine wave
- Active time: 2 ms
- Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°Cto 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


**Note1:** According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost  
 . Self-recoverable. No hardware failures.

**Remark:** MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



Back View

REV	ECN NO.	DESCRIPTION	SIGN	DATE
X0	-	NEW RELEASE		
X1		ADD TAPE(3M CEAP 56)	CHUN HUNG	2012/12/27




Note: Prevention IC damage, IC positions not allowed any overlap over these area




9. Shipping and Package

9.1 Shipping /Carton Label Format




## 9.2 Carton Package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



## 9.3 Shipping Package of Palletizing Sequence



## 10. Appendix: EDID Description

B140RTN02 2 EDID Code

	Byte (hex)	Field Name and Comments	Value (hex)	Value (binary)	Value (DEC)
Header	0	Header	00	00000000	0
	1	Header	FF	11111111	255
	2	Header	FF	11111111	255
	3	Header	FF	11111111	255
	4	Header	FF	11111111	255
	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	0
Vendor / Product EDID Version	8	EISA manufacture code = 3 Character ID	06	00000110	6
	9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
	0A	Panel Supplier Reserved – Product Code	3E	00111110	62
	0B	Panel Supplier Reserved – Product Code	22	00100010	34
	0C	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0D	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0E	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	0F	LCD module Serial No - Preferred but Optional (“0” if not used)	00	00000000	0
	10	Week of manufacture	00	00000000	0
	11	Year of manufacture	16	00010110	22
	12	EDID structure version # = 1	01	00000001	1
	13	EDID revision # = 4	04	00000100	4
Display Parameters	14	Video I/P definition	90	10010000	144
	15	Max H image size = ?? cm(Rounded to cm)	1F	00011111	31
	16	Max V image size = ?? cm(Rounded to cm)	11	00010001	17
	17	Display gamma = (gamma ×100)-100 = Example: ( 2.2×100 ) – 100 = 120	78	01111000	120
	18	Feature support	02	00000010	2
Panel Color Coordinates	19	Red/Green Low bit (RxRy/GxGy)	2A	00101010	42
	1A	Blue/White Low bit (BxBy/WxWy)	25	00100101	37
	1B	Red X Rx = 0.???	97	10010111	151
	1C	Red Y Ry = 0.???	56	01010110	86
	1D	Green X Rx = 0.???	53	01010011	83
	1E	Green Y Ry = 0.???	97	10010111	151
	1F	Blue X Rx = 0.???	28	00101000	40
	20	Blue Y Ry = 0.???	20	00100000	32
	21	White X Rx = 0.???	50	01010000	80

Established Timings	22	White Y Ry = 0.???	54	01010100	84
	23	Established timings 1 (00h if not used)	00	00000000	0
	24	Established timings 2 (00h if not used)	00	00000000	0
	25	Manufacturer's timings (00h if not used)	00	00000000	0
Standard Timing ID	26	Standard timing ID1 (01h if not used)	01	00000001	1
	27	Standard timing ID1 (01h if not used)	01	00000001	1
	28	Standard timing ID2 (01h if not used)	01	00000001	1
	29	Standard timing ID2 (01h if not used)	01	00000001	1
	2A	Standard timing ID3 (01h if not used)	01	00000001	1
	2B	Standard timing ID3 (01h if not used)	01	00000001	1
	2C	Standard timing ID4 (01h if not used)	01	00000001	1
	2D	Standard timing ID4 (01h if not used)	01	00000001	1
	2E	Standard timing ID5 (01h if not used)	01	00000001	1
	2F	Standard timing ID5 (01h if not used)	01	00000001	1
	30	Standard timing ID6 (01h if not used)	01	00000001	1
	31	Standard timing ID6 (01h if not used)	01	00000001	1
	32	Standard timing ID7 (01h if not used)	01	00000001	1
	33	Standard timing ID7 (01h if not used)	01	00000001	1
	34	Standard timing ID8 (01h if not used)	01	00000001	1
	35	Standard timing ID8 (01h if not used)	01	00000001	1
Timing Descriptor #1	36	Pixel Clock/10,000 (LSB)	A0	10100000	160
	37	Pixel Clock/10,000 (MSB)	32	00110010	50
	38	Horizontal Active = ??? pixels (lower 8 bits)	40	01000000	64
	39	Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits)	D6	11010110	214
	3A	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits)	62	01100010	98
	3B	Vertical Active = ??? lines	84	10000100	132
	3C	Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	1C	00011100	28
	3D	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
	3E	Horizontal Sync, Offset (Thfp) = ?? pixels	40	01000000	64
	3F	Horizontal Sync, Pulse Width = ??? pixels	2A	00101010	42
	40	Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines	33	00110011	51
	41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
	42	Horizontal Image Size = ??? mm	35	00110101	53
	43	Vertical image Size = ??? mm	AE	10101110	174



		decode of bits 4 and 3 - see VESA EDID Spec 1.3 Bit[0] : See VESA EDID Spec 1.3 ==> fix=1A			
Timing Descriptor #3 Dell specific information	5A	Flag	00	00000000	0
	5B	Flag	00	00000000	0
	5C	Flag	00	00000000	0
	5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
	5E	Flag	00	00000000	0
	5F	Dell P/N 1st Character	4D	01001101	77
	60	Dell P/N 2nd Character	34	00110100	52
	61	Dell P/N 3rd Character	52	01010010	82
	62	Dell P/N 4th Character	54	01010100	84
	63	Dell P/N 5th Character	54	01010100	84
		EDID Revision Bit[6:0] See charts below			
	64	Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
	65	Manufacturer P/N	42	01000010	66
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	34	00110100	52
	68	Manufacturer P/N	30	00110000	48
	69	Manufacturer P/N	52	01010010	82
	6A	Manufacturer P/N	54	01010100	84
		Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)			
	6B		4E	01001110	78
Timing Descriptor #4	6C	Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0
	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
	70	Flag	00	00000000	0
	71	Color Management	00	00000000	0
	72	Panel Structure	41	01000001	65
	73	Frame Rate	21	00100001	33
	74	Light Controller Interface and Luminance	9E	10011110	158
	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	10	00010000	16
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
	79	Special Features #2	02	00000010	2
	7A	Special Features #3	01	00000001	1

	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
Checksum	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	C2	11000010	194