

 $(\checkmark)$  Final Specifications

Module	15.6"HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156XTN02.6 (H/W:6A)
Note ( ♠ )	LED Backlight with driving circuit design

Customer	Date					
Checked & Approved by	Date					
Note: This Specification is subject to						

Approved by	Date				
Buffy Chen	<u>08/26/13</u>				
Prepared by	Date				
<u>Justie Lee</u>	08/26/2013				
NBBU Marketing Division AU Optronics corporation					

change without notice.



# **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	18
6.3 Interface Timing	
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
8.2 Screw Hole Depth and Center Position	27
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	28
9.3 Shipping Package of Palletizing Sequence	28
10. Appendix: EDID Description	30



# **Record of Revision**

Ve	Version and Date Page		Old description	New Description	Remar k
0.1	2012/12/27	All	First Edition for Customer		
0.1	2013/1/08	25, 26	Old 2D Drawings	New 2D Drawings	
0.1	2013/3/07	27	Old Screw Hole Depth	New Screw Hole Depth	
0.2	2013/07/09	19	Pin 26: NC/ No connect	Pin 26: BL_PWR/ Backlight power	
0.3	2013/08/05	6	Contrast Ration Min: N/A	Contrast Ration Min: 300	
0.3	2013/08/05	13	VDD Power Max: 1.4V	VDD Power Max: 1.32V	
0.3	2013/08/05	18	IPEX 20353-030T-11 or compatible	IPEX 20353-030T-11	
0.3	2013/08/05	19	Internal circuit of eDP inputs TCON Display Port Rx: 3./4. lane definition	Remove 3./4. lane	
0.3	2013/08/05	21	Power ON/OFF Sequence: Old Image	Power ON/OFF Sequence: New Image	
0.3	2013/08/05	22/ 23	Display Port panel power sequence timing parameter: No comment	Display Port panel power sequence timing parameter: Add comment	
1.0	2013/08/26	ALL	First Edition for Customer		



AU OPTRONICS CORPORATION

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



AU OPTRONICS CORPORATION

# 2. General Description

B156XTN02.6 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B156XTN02.6 is designed for a display unit of notebook style personal computer and industrial machine.

## 2.1 General Specification

Items	Unit	Specifications						
Screen Diagonal	[mm]	394.91						
Active Area	[mm]	344.23 X	344.23 X193.54					
Pixels H x V		1366x3(R	GB) x 768					
Pixel Pitch	[mm]	0.252X0.2	252					
Pixel Format		R.G.B. Ve	ertical Stripe					
Display Mode		Normally	White					
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m²]		(5 points ave (5 points ave					
Luminance Uniformity		1.25 max	(. (5 points)					
Contrast Ratio		400 typ						
Response Time	[ms]	8typ/16/	Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.						
Power Consumption	[Watt]	5.1 max.	(Include Log	gic and Blu po	ower)			
Weight	[Grams]	450 max.						
Physical Size			Min.	Тур.	Max.			
Include bracket	[mm]	Length	358.8	359.3	359.8			
	[]	Width	209.0	209.5	210.0			
		Thickness	L.	-	5.5			
Electrical Interface		1 Lane e	DP					
Glass Thickness	[mm]	0.5						
Surface Treatment		Anti Glare, Hardness 3H,						
Support Color		262K colors ( RGB 6-bit )						
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60						
RoHS Compliance		RoHS Co	mpliance					




# 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
	White Luminance ILED=25mA		5 points average	187	220	-	cd/m²	1, 4, 5.
			Horizontal (Right)	40	45	-	degre	ı
Viewing Ar	a a la	θι	CR = 10 (Left)	40	45	-	е	
Viewing Ar	igie	Ψн	Vertical (Upper)	10	20	-		4, 9
		Ψι	CR = 10 (Lower)	30	40	-		
Luminance Un	iformity	<b>δ</b> ₅p	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	<b>δ</b> 13P	13 Points	-	-	1.60		2, 3, 4
Contrast R	atio	CR		300	400	-		4, 6
Cross tal	k	%				4		4, 7
Response T	ime	T <sub>RT</sub>	Rising + Falling		8	16		
	Pod	Rx		0.580	0.610	0.640		
	Red	Ry		0.313	0.343	0.373		
	Green	Gx		0.285	0.315	0.345		
Color / Chromaticity	Green	Gy		0.578	0.608	0.638		
Coodinates		Bx	CIE 1931	0.115	0.145	0.175		4
	Blue	Ву		0.087	0.117	0.147		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC	•	%		-	60	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


δ <sub>W5</sub> =	Maximum Brightness of five points	
	Minimum Brightness of five points	
6		Maximum Brightness of thirteen points
δ w13 :	=	Minimum Brightness of thirteen points

### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points,  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)=

Briahtness on the "Black" state

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

### Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)


 $Y_B = Luminance$  of measured location with gray level 0 pattern (cd/m<sub>2</sub>)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin one channel Module





# 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


III / NOUTOIC INGIII	nz / booloie Kamigo of Elivitoliiloin							
Item	Symbol	Min	Max	Unit	Conditions			
Operating	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



### 5. Electrical Characteristics

## 5.1 TFT LCD Module

### **5.1.1 Power Specification**


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	1.0	1.32	[Watt]	Note 1
IDD	IDD Current	-	250	400	[mA]	Note 1
lRush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Note 2: Measure Condition






Vin rising time

### **5.1.2 Signal Electrical Characteristics**

I Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;


## Display Port main link signal:



	Display port main link										
		Min	Тур	Max	unit						
VCM	RX input DC Common Mode Voltage		0		V						
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV						



## **Display Port AUX\_CH signal:**



	Display port AUX_CH										
		Min	Тур	Max	unit						
VCM	AUX DC Common Mode Voltage		0		٧						
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V						

## **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		2.5	V



### AU OPTRONICS CORPORATION

# 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	3.05	3.70	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =25 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.2	-	5.5	[Volt]	
LED Enable Input Low Level	*Note 1	-	-	0.6	[Volt]	Define as
PWM Logic Input High Level	VPWM_EN	2.2	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	*Note 1	1	-	0.6	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10k	Hz	
PWM Duty Ratio	Duty	1		100	%	

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.

Note 2: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



# 6. Signal Interface Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	66	;
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
		1			'		1		1			<u>'</u>	$\neg$
		,					•		;			,	
		:			:				:				
							•						
					:		4		,				
							•						
				•	'.			:					
		١			•		1		1			1	
768th Line	R	G	В	R	G	В		R	G	В	R	G	В



# **6.2 Integration Interface Requirement**

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	IPEX 20455-030E-12R
Mating Housing/Part Number	IPEX 20353-030T-11


### 6.2.2 Pin Assignment

eDP is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	DBC_EN	Dynamic Backlight Control enable from 3.3V
2	H_GND	High Speed Ground
3	NC	No connect
4	NC	No connect
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground




22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	No connect
25	NC	No connect
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	COLOR_EN	COLOR enable from 3.3V



Note1: Input signals shall be low or High-impedance state when VDD is off.

2. Internal circuit of **eDP inputs** are as following.





# 6.3 Interface Timing

## **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	<b>-</b> 50 60 -		-	Hz
Clock frequency		1/ Tclock		75		MHz
	Period	T <sub>V</sub>	778	804	1768	
Vertical Section	Active	T <sub>VD</sub>		768		<b>T</b> Line
	Blanking	<b>T</b> ∨B	10	36	1000	
	Period	T <sub>H</sub>	1446	1550	1766	
Horizontal Section	Active	<b>T</b> HD		1366		<b>T</b> Clock
	Blanking	<b>T</b> HB	80	184	400	



AU OPTRONICS CORPORATION


### 6.4 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



Display port interface power up/down sequence, normal system operation

### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX CH transaction only



### AU OPTRONICS CORPORATION

### Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	150ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3**: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.

.....



### Display Port panel B/L power sequence timing parameter:



Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current 12t is under typical melt of fuse Spec., there is no mentioned problem.



## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

## 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
ESD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




## 8. Mechanical Characteristics

### 8.1 LCM Outline Dimension

### 8.1.1 Standard Front View


The drawing following 2D standard drawing and remark.



N02.6 Document Version: 1.0 25 of 32 



### 8.1.2 Standard Rear View






# 8.2 Screw Hole Depth and Center Position

Maximum Screw penetration from side surface is 2.5 mm

The center of screw hole center location is  $3.1 \pm 0.3$ mm from front surface

Screw Torque: Maximum 2.5 kgf-cm





AU OPTRONICS CORPORATION


# 9. Shipping and Package

# 9.1 Shipping Label Format




# 9.2 Carton Package

The outside dimension of carton is 437 (L)mm x 369 (W)mm x 313 (H)mm



# 9.3 Shipping Package of Palletizing Sequence







# 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	111111111	255	
02		FF	111111111	255	
03		FF	111111111	255	
04		FF	111111111	255	
05		FF	111111111	255	
06		FF	111111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	EC	11101100	236	
ОВ	hex, LSB first	26	00100110	38	
0C	32-bit ser #	00	00000000	0	Color Engine Setting
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	<b>Feature support</b> (no DPMS, Active OFF, RGB, tmg BIk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	C8	11001000	200	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	9E	10011110	158	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	54	01010100	84	
1E	Green y	92	10010010	146	
1F	Blue x	26	00100110	38	
20	Blue y	OF	00001111	15	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	



	01 1 11 1 110	•			
28	Standard timing #2	01	00000001	1	
29	21 1 1 1 1 1 1 1 1 1	01	00000001	<u> </u>	
2A	Standard timing #3	01	00000001	<u> </u>	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	<u> </u>	
2D	2	01	00000001	<u> </u>	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	<u> </u>	
30	Standard timing #6	01	00000001	<u> </u>	
31	21 1 1 1 1 1 1 1 1	01	00000001	<u> </u>	
32	Standard timing #7	01	00000001	1	
33		01	0000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	E2	11100010	226	
37	Pixel Clock/10000 USB	1D	00011101	29	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits	D6	11010110	214	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	00	00000000	0	
3C	Vertical Blanking Lower 8bits	26	00100110	38	
3D	Vert Act: Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		OF	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	



55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C	descriptor 1/10	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	A
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62	***************************************	0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	111111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	58	01011000	88	X
76	Manufacture P/N	54	01010100	84	T
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	32	00110010	50	2
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	36	00110110	54	6
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
<b>7</b> F	Checksum	4D	01001101	77	