

( V	)	<b>Preliminary Specifications</b>
(	)	Final Specifications

Module	12.1" WXGA Color TFT-LCD
Model Name	B121EW03 V9

Customer	Date	Approved by	Date
Checked & Approved by	Date	Prepared by	 Date
Note: This Specification is sub	ject to change without	NBBU Marketin AU Optronics	



## **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Backlight Unit	12
4.3 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Characteristic	17
6.1 Pixel Format Image	17
6.2 The input data format	18
6.3 Signal Description/Pin Assignment	19
6.4 Interface Timing	22
7. Connector Description	25
7.1 TFT LCD Module	25
7.2 Backlight Unit	25
7.3 Signal for Lamp connector	25
8. Dynamic Test	26
8.1 Vibration Test	26
8.2 Shock Test Spec:	26
9. Reliability	
10. Mechanical Characteristics	28
10.1 LCM Outline Dimension	28
10.2 Screw Hole Depth and Center Position	30
11. Shipping and Package	31
11.1 Shipping Label Format	31
11.2 Carton package	32
11.3 Shipping package of palletizing sequence	32
12. Appendix: EDID description	33



## **Record of Revision**

Ve	rsion and Date	and Date Page Old description		New Description	Remark
0.1	2008/01/07	AII	First Edition for Customer		
0.2	2008/03/19	5-6	White Luminance: 220 tpy. and 187 min.	210 tpy. and 178 min.	
0.3	2008/03/26	5-6	White Luminance: 210 tpy. and 178 min.	200 tpy. and 170 min.	
0.4	2008/05/28	31	Shipping label w/o recycle mark	Shipping label with recycle mark	



### AU OPTRONICS CORPORATION

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp (CCFL) in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CCFL in it is supplied by Limited Current Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

B121EW03 V9 Version 0.4 4 of 35



AU OPTRONICS CORPORATION

### 2. General Description

B121EW03 V9 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA  $(1280(H) \times 800(V))$  screen and 262k colors (RGB 6-bits data driver) without backlight inverter. All input signals are LVDS interface compatible.

B121EW03 V9 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit		Specif	ications			
Screen Diagonal	[mm]	307.9 (12.1	307.9 (12.1W")				
Active Area	[mm]	261.1 X 16	3.2				
Pixels H x V		1280x3(RG	GB) x 800				
Pixel Pitch	[mm]	0.204X0.20	)4				
Pixel Format		R.G.B. Ver	tical Stripe				
Display Mode		Normally W	/hite				
White Luminance (Iccfl=6.0mA) Note: Iccfl is lamp current	[cd/m <sup>2</sup> ]	200 typ. (5 points average) 170 min. (5 points average)					
Luminance Uniformity		(Note1) 1.25 max. (	(5 points)				
Contrast Ratio		400 typ.					
Response Time	[ms]	16 typ / 25	Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	4.5 max.					
Weight	[Grams]	290 max.					
Physical Size	[mm]		L	W	Т		
		Max	276.32	178.59	6.5		
		Тур	275.82	178.09			
		Min 275.32 177.59					
Electrical Interface		1 channel l	_VDS				
Surface Treatment		Anti-Glare,	Hardness 3	H, Reflection	4.3%		

B121EW03 V9 Version 0.4 5 of 35



Support Color		262K colors ( RGB 6-bit )
Temperature Range Operating Storage (Non-Operating) RoHS Compliance	[°C]	0 to +50 -20 to +60 RoHS Compliance


**2.2 Optical Characteristics** The optical characteristics are measured under stable conditions at  $25^{\circ}$ C (Room Temperature) :

Item	Unit	Condi	tions	Min.	Тур.	Max.	Note
White Luminance Iccfl=6.0mA	[cd/m <sup>2</sup> ]	5 points average		170	200	-	1, 3, 4.
		Horizontal	(Right)	-	40	-	
Viewing Angle	[dograa]	CR = 10	(Left)	-	40	-	8
	[degree]	Vertical	(Upper)	-	20	-	8
		CR = 10	(Lower)	-	40	-	
Luminance Uniformity		5 Po	ints	-	-	1.25	1
CR: Contrast Ratio				300	400	-	5
Cross talk	%					4	6
Response Time	[msec]	Rising + Falling		-	16	25	7
		Red	x b	0.550	0.580	0.610	
		Red y Green x Green y		0.310	0.340	0.370	
				0.280	0.310	0.340	
Chromaticity of color Coordinates				0.520	0.550	0.580	
(CIE 1931)		Blu	e x	0.125	0.155	0.185	2
,		Blu	е у	0.125	0.155	0.185	
		Whi	te x	0.283	0.313	0.343	
		Whi	te y	0.299	0.329	0.359	
NTSC	%	CIE 1	1931	-	45	-	

B121EW03 V9 Version 0.4



Note 1: 5 points position (Ref: Active area)



Note 2: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance


6		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points



### AU OPTRONICS CORPORATION

Note 3: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 4: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

### Note 5: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

B121EW03 V9 Version 0.4 8 of 35



### AU OPTRONICS CORPORATION


Note 6: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

### Where


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 7: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




B121EW03 V9 Version 0.4 9 of 35



### AU OPTRONICS CORPORATION

Note 8: Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq 10$ , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




B121EW03 V9 Version 0.4 10 of 35



AU OPTRONICS CORPORATION

### 3. Functional Block Diagram

The following diagram shows the functional block of the 12.1 inches wide Color TFT/LCD Module:



B121EW03 V9 Version 0.4 11 of 35



AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions
CCFL Current	ICCFL	3.0	7.0	[mA] rms	Note 1,2


4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

B121EW03 V9 Version 0.4 12 of 35



### 5. Electrical characteristics

### 5.1 TFT LCD Module

### 5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.8	[Watt]	Note 1/2
IDD	IDD Current	-	222	242	[mA]	Note 1/2
lRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





### Vin rising time



### 5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	0.4	VCC-1.1	[V]

Note: LVDS Signal Waveform





### AU OPTRONICS CORPORATION

CCFL Parameter guideline for CCFL Inverter selection (Ref. Remark 1)

Parameter	Min	Тур	Max	Units	Condition
CCFL current(IccFL)	2.0	6.0	7.0	[mA] rms	(Ta=25°C)
					Note 1
CCFL Frequency(Fccfl)	45	62	70	[KHz]	(Ta=25°C) Note 2,3
CCFL startup Voltage(Vs)			1750	[Volt] rms	(Ta= 0°C) Note 4
CCFL startup Voltage(Vs)			1460	[Volt] rms	(Ta= 25°C) Note 4
CCFL Voltage (Reference) (Vccfl)	522	580	638	[Volt] rms	(Ta=25°ℂ) Note 5
CCFL Power consumption (Pccfl)	-	3.5	3.7	[Watt]	(Ta=25°ℂ) Note 5
CCFL Life-Time	12,000	-	-	Hour	(Ta=25°ℂ)
					Note 7

To optimun TFT LCD performance, the LAMP inverter PWM Frequesncy define as:210 +/-5 Hz

Remark 1: Typ are AUO recommended Design Points.

- 1-1 All of characteristics listed are measured under the condition using the AUO Test inverter.
- 1-2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- 1-3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
- 1-4 Generally, CCFL has some amount of delay time after applying starting voltage. It is recommended to keep on applying starting voltage for 1 [Sec] until discharge.
- 1-5 CCFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- 1-6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

Note 1: It should be employed the inverter which has "Duty Dimming", if ICCFL is less than 4mA.

B121EW03 V9 Version 0.4 15 of 35





### AU OPTRONICS CORPORATION

- Note 2: CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 3: The frequency range will not affect to lamp life and reliability characteristics.
- Note 4: The output voltage of inverter should be able to give out a power after ballast capacitor, the generating capacity have to be larger than a lamp startup voltage, otherwise backlight may has blinking for a moment after turns on or can not be turned on.
- Note 5: Calculator value for reference (ICCFL×VCCFL=PCCFL)
- Note 6: Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.

It shall help increase the lamp lifetime and reduce leakage current.

- a. The asymmetry rate of the inverter waveform should be less than 10%.
- b. The distortion rate of the waveform should be within  $\sqrt{2} \pm 10\%$ .
- \* Inverter output waveform had better be more similar to ideal sine wave.





Note 7: It is an edge-type BLU with single CCFL, the life-time define as the brightness decay to 50% of original value and under normal operation.

B121EW03 V9 Version 0.4 16 of 35



## 6. Signal Characteristic

## 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	0	1		127	8	127	'9
1st Line	R G B	R G B		R G	В	R G	В
				1			
		.		1			
		:	•	,			
		:	•	•			
			•	•		•	
			•	•			
	١ ،	٠	1	1		•	
800th Line	R G B	R G B		R G	В	R G	В



## 6.2 The input data format

RxCLKIN		/
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2 R1	Red Data 2	
R0	Red Data 1 Red Data 0 (LSB)	
nu	neu Dala U (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1 G0	Green Data 1 Green Data 0 (LSB)	
Gu	Green Dala 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4 B3	Blue Data 4 Blue Data 3	Each blue pixel's brightness data consists of
B2	Blue Data 2	these 6 bits pixel data.
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Bido Bata o (EOB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 71.1 MHZ. The signal is
		used to strobe the pixel data and DE signals. All
		pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
VS	Vortical Syno	data shall be valid to be displayed.
HS	Vertical Sync Horizontal Sync	The signal is synchronized to RxCLKIN.  The signal is synchronized to RxCLKIN.
ПО	HUHZUHIAI SYHU	THE SIGNAL IS SYNCHIONIZED TO FIXOLININ.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

B121EW03 V9 Version 0.4 18 of 35



## 6.3 Signal Description/Pin Assignment


LVDS is a differential signal technology for LCD interface and high speed data transfer device.

PIN#	Signal Name	PIN#	Signal Name
1	GND	11	RxIN1N
2	VDD	12	RxIN1P
3	VDD	13	GND
4	VDD <sub>EDID</sub>	14	RxIN2N
5	AGING	15	RxIN2P
6	CLK <sub>EDID</sub>	16	GND
7	DATA <sub>EDID</sub>	17	RxCLKINN
8	RxIN0N	18	RxCLKINP
9	RxIN0P	19	GND
10	GND	20	GND



AU OPTRONICS CORPORATION

Note1: Start from right side



B121EW03 V9 Version 0.4 20 of 35




### AU OPTRONICS CORPORATION

Note2: Input signals shall be low or High-impedance state when VDD is off.

internal circuit of LVDS inputs are as following.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input



B121EW03 V9 Version 0.4 21 of 35



## **6.4 Interface Timing**

## 6.4.1 Timing Characteristics


Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Parai	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock fr	equency	1/ T <sub>Clock</sub>	1	71.11	ı	MHz
	Period	T <sub>V</sub>	•	823	•	
Vertical	Active	T <sub>VD</sub>	•	800	•	<b>T</b> <sub>Line</sub>
Section	Blanking	T <sub>VB</sub>	•	23	•	
	Period	T <sub>H</sub>	•	1440	•	
Horizontal	Active	<b>T</b> <sub>HD</sub>	-	1280	-	$T_{Clock}$
Section	Blanking	T <sub>HB</sub>	-	160	-	

Note: DE mode only



### 6.4.2 Timing diagram






AU OPTRONICS CORPORATION

### 6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



### **Power Sequence Timing**

Dawamatan		l luda.		
Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	0	-	50	(ms)
Т3	0	-	50	(ms)
T4	400	-	-	(ms)
T5	200	-	-	(ms)
Т6	200	-	-	(ms)
T7	0	-	10	(ms)

B121EW03 V9 Version 0.4 24 of 35



## 7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

### 7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	Hirose
Type / Part Number	DF19LA-20P-1H
Mating Housing/Part Number	MSB24013P20A or compatible

### 7.2 Backlight Unit

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1-TB

## 7.3 Signal for Lamp connector

Pin #	Cable color	Signal Name
1	Pink	Lamp High Voltage
2	White	Lamp Low Voltage

B121EW03 V9 Version 0.4 25 of 35



## 8. Dynamic Test

### 8.1 Vibration Test

### **Test condition:**

Acceleration: 1.5 G

10 - 500Hz Random Frequency:

30 Minutes each Axis (X, Y, Z) Sweep:

## 8.2 Shock Test Spec:

### **Test condition:**

Acceleration: 180 G, Half sine wave

Active time: 2 ms

Pulse: +/-X,+/-Y,+/-Z, one time for each side

### Remark:

Ambient condition is  $25 \pm 5^{\circ}$ C, Relative humidity:  $40\% \sim 70\%$ 

Non-packaged and Non-operation

B121EW03 V9 Version 0.4 26 of 35 



## 9. Reliability

Items	Required Condition	
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°ℂ, 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

### 10. Mechanical Characteristics


### 10.1 LCM Outline Dimension



B121EW03 V9 Version 0.4 28 of 35 



### AU OPTRONICS CORPORATION



B121EW03 V9 Version 0.4 29 of 35




### 10.2 Screw Hole Depth and Center Position

Screw hole maximum depth, from side surface = 2.0 mm and 2.5 mm (Ref. drawing in 10.1/10.2)

Screw hole center location, from front surface =  $2.8 \pm 0.3$ mm (Ref. drawing)

Screw Torque: Maximum 2.2 kgf-cm



B121EW03 V9 Version 0.4 30 of 35



## 11. Shipping and Package

## 11.1 Shipping Label Format





B121EW03 V9 Version 0.4 31 of 35



## 11.2 Carton package

The outside dimension of carton is 520 (L)mm x 370 (W)mm x 295 (H)mm







## 12. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	14	00010100	20	
0B	hex, LSB first	38	00111000	56	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	0000001	1	
11	Year of manufacture	11	00010001	17	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	03	00000011	3	
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128	
15	Max H image size (rounded to cm)	1A	00011010	26	
16	Max V image size (rounded to cm)	10	00010000	16	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10	
19	Red/green low bits (Lower 2:2:2:2 bits)	87	10000111	135	
1 <b>A</b>	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245	
1B	Red x (Upper 8 bits)	94	10010100	148	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	4F	01001111	79	
1E	Green y	8C	10001100	140	
1F	Blue x	27	00100111	39	
20	Blue y	27	00100111	39	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	0000001	1	
27		01	0000001	1	
28	Standard timing #2	01	0000001	1	



29		01	0000001	1	
2A	Standard timing #3	01	0000001	1	
2B		01	0000001	1	
2C	Standard timing #4	01	0000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	0000001	1	
2F		01	0000001	1	
30	Standard timing #6	01	0000001	1	
31		01	0000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	C7	11000111	199	
37	Pixel Clock/10000 USB	1B	00011011	27	
38	Horz active Lower 8bits	00	00000000	0	
39	Horz blanking Lower 8bits	A0	10100000	160	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	20	00100000	32	
3C	Vertical Blanking Lower 8bits	17	00010111	23	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	36	00110110	54	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	05	00000101	5	
43	Vertical Image Size Lower 8bits	A3	10100011	163	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	0000000	0	



56		00	00000000	0	
57		00	0000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C	·	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	A
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	32	00110010	50	2
74	Manufacture P/N	31	00110001	49	1
75	Manufacture P/N	45	01000101	69	E
76	Manufacture P/N	57	01010111	87	W
77	Manufacture P/N	30	00110000	48	0
78	Manufacture P/N	33	00110011	51	3
79	Manufacture P/N	20	00100000	32	
7A	Manufacture P/N	56	01010110	86	V
7B	Manufacture P/N	38	00111000	56	8
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	9	00001001	9	