

Doc. Number:
Tentative SpecificationPreliminary SpecificationApproval Specification

MODEL NO.: N133BGE SUFFIX: E51 (Rev C1)

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cor signature and comments.	nfirmation with your

Approved By	Checked By	Prepared By

Version 2.0 4 September 2013 1 / 38



CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 DISPLAY PORT INTERFACE	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	23
7. PACKING	24
7.1 MODULE LABEL	24
7.2 CARTON	25
7.3 PALLET	26
7.4 UN-PACKAGING METHOD	27
8. PRECAUTIONS	28
8.1 HANDLING PRECAUTIONS	28
8.2 STORAGE PRECAUTIONS	28
8.3 OPERATION PRECAUTIONS	28
Appendix. EDID DATA STRUCTURE	29
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCE	34



REVISION HISTORY

Version	Date	Page	Description
0.0	Feb.6.2013	All	Tentative Spec Ver.0.0 was first issued.
1.0	Apr.10.2013	All	Preliminary Spec Ver.1.0 was first issued.
2.0	May.23.2013	All	Approval Spec Ver.2.0 was first issued.

Version 2.0 4 September 2013 3 / 38



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133BGE-E51 is a 13.3" (13.3" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.2148 (H) x 0.2148 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Anti-Glare	-	-
Luminance, White	200	Cd/m2	
Power Consumption Total 2.95W (Max.) @ cell 0.75W (Max.), BL 2.2W (Max.)			

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas mosaic


2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	305.8	306.3	306.8	mm	
	Vertical (V)	177.2	177.7	178.2	mm	
	Horizontal (H) with Bracket	316.7	317.2	317.7		
Module Size	Thickness (T)	-	3	3.2		(1)
	Thickness (T) with label	-	-	3.28		
	Thickness (T) With PCB	-	-	5.5	mm	
Bezel Area	Horizontal	296.17	296.42	296.67	mm	
Dezei Alea	Vertical	167.77	167.97	168.17	mm	
Active Area	Horizontal	293.32	293.42	293.52	mm	
	Vertical	164.87	164.97	165.07	mm	
V	Veight	-	267	282	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions



2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX: 20455-030E-12, TYCO: 5-2069716-2

User's connector Part No: IPEX-20453-030T- 03, TYCO: 5-2069715-2




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta <= 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 $^{\circ}$ C min. and 50 $^{\circ}$ C max.





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
Kem	Cymbol	Min.	Max.	Onic	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 2.0 4 September 2013 6 / 38



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for LCD test)	
4	NC	No Connection (Reserved for LCD test)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	

Version 2.0 4 September 2013 7 / 38




25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.

(2) Connector Part No.: IPEX: 20455-030E-12, TYCO: 5-2069716-2

.



Version 2.0 4 September 2013 8 / 38



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Doromotor		Symbol		Value	Unit	Note	
Parameter		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)-
Ripple Voltage		V_{RP}	-	50	-	mV	(1)-
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)
Dower Supply Current	Mosaic	loo	-	190	227	mA	(3)a
Power Supply Current	Black	- Icc	-	210	230	mA	(3)
Power per EBL WG		P _{EBL}	-	1.22	-	W	(4)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms




Version 2.0 4 September 2013 9 / 38



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.

- (a) VCCS = 3.3 V, Ta = $25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,^{\circ}\text{Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.

Version 2.0 4 September 2013 10 / 38




4.3.2 LED CONVERTER SPECIFICATION

Parar	notor	Symbol		Value		Unit	Note
Falai	netei	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ILED _{RUSH}	-	-	1.5	Α	(1)	
EN Control Level	Backlight On		2.2	-	5.0	V	
EN Control Level	Backlight Off		0	-	0.6	V	
PWM Control Level	PWM High Level		2.2	-	5.0	V	
P WW Control Level	PWM Low Level		0	-	0.6	V	
PWM Control Duty F		5	-	100	%		
PWM Control F Voltage	VPWM_pp	-	-	100	mV		
PWM Control Frequ	f _{PWM}	190	-	2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	145	174	184	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,


ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 $^{\circ}$ C, f_{PWM} = 200 Hz, Duty=100%.





VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency
$$f_{\text{PWM}}$$
 should be in the range
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$

$$N: \text{Integer} \quad (N \geq 3)$$

$$f: \text{Frame rate}$$

Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.

Version 2.0 4 September 2013 12 / 38




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Denomenton	Cumphal		Value		1.1	Niete
Parameter	Symbol	Min.	Min. Typ.		Unit	Note
LED Light Bar Power Supply Voltage	VL	23.4	25.2	27	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	L		69		mA	(1)(2)(Duty100%)
Power Consumption	PL	-	1.7388	1.8630	W	(3)
LED Life Time	L_BL	15,000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 $^{\circ}$ C and I_L = 23 mA(Per EA) until the brightness becomes \leq 50% of its original valu

Version 2.0 4 September 2013 13 / 38




4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION

4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0	-	2	V	(1)(3)
AUX AC Coupling Capacitor	C_{AUX}	75	-	200	nF	(2)

- Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.
 - (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
 - (3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Single Ended



Version 2.0 4 September 2013 14 / 38



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

		Data Signal																	
	Color			Re						Gre						BI	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	Ğ	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



4.5 DISPLAY TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	68.8	76.42	80.24	MHz	-
	Vertical Total Time	TV	788	800	868	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	1486	1592	1716	Tc	-
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	226	TH-THD	Тс	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.


INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.





Timing Specifications:

Parameter	Description	Reqd.	Va		Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	
t2	Delay from LCD,VCCS to black video generation	Sink	0.5	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	-	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	-
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-

Version 2.0 4 September 2013 18 / 38



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	1	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	1	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 2.0 4 September 2013 19 / 38



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS


Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	Ha	50±10	%RH				
Supply Voltage	V _{cc}	3.3	V				
Input Signal	According to typical va	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι _L	69	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		250	400	1	1	(2),(5),(7)
Response Time		T_R		-	8	12	ms	(2) (7)
Response Time	;	T_F		-	8	13	ms	(3),(7)
Average Luminance of White		Lave		170	200	1	cd/m ²	(4),(6),(7)
	Red	Rx			0.595		1	
	Keu	Ry	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.345		ı	(1),(5),(7)
Color	Green	Gx	Viewing Normal Angle		0.320		1	
		Gy		Тур –	0.565	Typ +	1	
Chromaticity	Blue	Bx		0.03	0.155	0.03	ı	(1),(3),(7)
		Ву			0.130		1	
	\\/bita	Wx			0.313]	1	
	White	Wy			0.329		ı	
	Horizontol	θ_x +		60	70	-		
Ni a colina a A a alla	Horizontal	θ_{x} -	OD: 40	60	70	-	D	(4) (5) (7)
Viewing Angle	Montinal	θ _Y +	CR≥10	50	60	-	Deg.	(1),(5),(7)
	Vertical	θ _Y -		50	60	-		
Mhita Mariatian	NAME to November 1		$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	1.25	1.43	-	(E) (C) (Z)
White Variation		δW_{5p} δW_{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	1.43	1.67	-	(5),(6),(7)

Note (1) Definition of Viewing Angle (θx , θy): Normal



Version 2.0 4 September 2013 20 / 38



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 2.0 4 September 2013 21 / 38



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p}$$
 = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]

$$\delta W_{13p} = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.0 4 September 2013 22 / 38



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	, , , ,
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ± 8 KV Condition 2 : Air Discharge, ± 15 KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N133BGE E51
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.
- (f) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.2 CARTON

Box Dimensions : 540(L)*450(W)*275(H) Weight : Approx. 10.93Kg (40 module .per. 1box)




Figure. 7-2 Packing method



7.3 PALLET




Figure. 7-3 Packing method



7.4 UN-PACKAGING METHOD




Figure. 7.4 un-packing method



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the INXS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #		Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	0A	ID product code (N133BGE-E51)	51	01010001
11	0B	ID product code (hex LSB first; N133BGE-E51)	13	00010011
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	0B	00001011
17	11	Year of manufacture (fixed year code)	17	00010111
18	12	EDID structure version # ("1")	01	00000001
19	13	EDID revision # ("4")	04	00000100
20	14	Video I/P definition ("digital")	95	10010101
21	15	Max H image size ("29cm")	1D	00011101
22	16	Max V image size ("17cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	53	01010011
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	D5	11010101
27	1B	Rx=0.595	98	10011000
28	1C	Ry=0.345	58	01011000
29	1D	Gx=0.32	52	01010010
30	1E	Gy=0.565	90	10010000
31	1F	Bx=0.155	27	00100111
32	20	By=0.13	21	00100001
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001

Version 2.0 4 September 2013 29 / 38



41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	0000001
46	2E	Standard timing ID # 5	01	0000001
47	2F	Standard timing ID # 5	01	0000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("76.42MHz", According to VESA CVT Rev1.1)	DA	11011010
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("226")	E2	11100010
58	3A	# 1 H active : H blank ("1366 : 226")	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank ("768 :32")	30	00110000
62	3E	# 1 H sync offset ("68")	44	01000100
63	3F	# 1 H sync pulse width ("45")	2D	00101101
64	40	# 1 V sync offset : V sync pulse width ("4 : 7")	47	01000111
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("68: 45 : 4 : 7")	00	00000000
66	42	# 1 H image size ("293 mm")	25	00100101
67	43	# 1 V image size ("165 mm")	A5	10100101
68	44	# 1 H image size : V image size ("293 : 165")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("50.95MHz", According to VESA CVT Rev1.1)	E7	11100111
73	49	# 2 Pixel clock (hex LSB first)	13	00010011
74	4A	# 2 H active ("1366")	56	01010110
75	4B	# 2 H blank ("226")	E2	11100010
76	4C	# 2 H active : H blank ("1366 : 226")	50	01010000
77	4D	# 2 V active ("768")	00	00000000
78	4E	# 2 V blank ("32")	20	00100000
79	4F	# 2 V active : V blank ("768 :32")	30	00110000
80	50	# 2 H sync offset ("68")	44	01000100
81	51	# 2 H sync pulse width ("45")	2D	00101101
82	52	# 2 V sync offset : V sync pulse width ("4 : 7")	47	01000111
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("68: 45 : 4 : 7")	00	00000000


Version 2.0 4 September 2013 30 / 38



84	54	# 2 H image size ("293 mm")	25	00100101
85	55	# 2 V image size ("165 mm")	A5	10100101
86	56	# 2 H image size : V image size ("293 : 165")	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	# 2 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption	02	00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5 %	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 30 %	4C	01001100
115	73	PWM % [7:0] @ Step 10 = 100 %	FF	11111111
116	74	Nits [7:0] @ Step 0 = 10 nits	0A	00001010
117	75	Nits [7:0] @ Step 5 = 60 nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 200 nits	64	01100100
119	77	Panel Electronics Power @32x32 Chess Pattern =627mV	0F	00001111
120	78	Backlight Power @60 nits =614mW	0F	00001111
121	79	Backlight Power @Step 10 =2045mW	19	00011001
122	7A	Nits @ 100% PWM Duty =200nit	64	01100100
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	F6	11110110



Appendix. OUTLINE DRAWING



















Version 2.0 4 September 2013 32 / 38











Version 2.0 4 September 2013 33 / 38



Appendix. SYSTEM COVER DESIGN GUIDANCE









Version 2.0 4 September 2013 35 / 38





Version 2.0 4 September 2013 36 / 38





Version 2.0 4 September 2013 37 / 38



