

TFT LCD Preliminary Specification MODEL NO.: V420H2 – L01

Customer:	
Approved by:	
Note:	

Approved Dy	TV Head Division
Approved By	Chao-Chun Chung

Reviewed By	QA Dept.	Product Development Div.	
Tioviowed By	Hsin-Nan Chen	WT Lin	


Dropored Dv	LCD TV Marketing and	Product Management Div.
Prepared By	CY Chang	Justin wang





CONTENTS


REVISION HISTORY	4
1. GENERAL DESCRIPTION	
1.1 OVERVIEW	
1.2 FEATURES	
1.3 APPLICATION	
1.4 GENERAL SPECIFICATIONS	
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS	8
2.3.1 TFT LCD MODULE	8
2.3.2 BACKLIGHT INVERTER UNIT	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE	9
3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION	12
3.2.1 LAMP SPECIFICATION	12
3.2.2 ELECTRICAL SPECIFICATION	12
3.2.3 INVERTER INTERFACE CHARACTERISTICS	14
4. BLOCK DIAGRAM OF INTERFACE	16
4.1 TFT LCD MODULE	16
5. INPUT TERMINAL PIN ASSIGNMENT	17
5.1 TFT LCD Module Input	17
5.3 INVERTER UNIT	20
5.4 BLOCK DIAGRAM OF INTERFACE	21
5.5 LVDS INTERFACE	23
5.6 COLOR DATA INPUT ASSIGNMENT	24
6. INTERFACE TIMING	25
6.1 INPUT SIGNAL TIMING SPECIFICATIONS	25



Preliminary



7. OPTICAL CHARACTERISTICS	29
7.1 TEST CONDITIONS	
7.2 OPTICAL SPECIFICATIONS	30
8. PRECAUTIONS	33
8.1 ASSEMBLY AND HANDLING PRECAUTIONS	33
8.2 SAFETY PRECAUTIONS	33
9. DEFINITION OF LABELS	
9.1 CMO MODULE LABEL	34
10. PACKAGING	
10.1 PACKAGING SPECIFICATIONS	
10.2 PACKAGING METHOD	35
11. MECHANICAL CHARACTERISTIC	37







REVISION HISTORY

Version	Date	Page(New)	Section	Description
Ver. 0.0	Sep. 29, 2009	All	All	The tentative specification was first issued. The Preliminary specification was first issued.
Ver. 1.0	Nov. 25. 2009	All	All	The Preliminary specification was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V420H2-L01 is a 42" TFT Liquid Crystal Display module with 12-CCFL Backlight unit and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (450 nits)
- High contrast ratio (5000:1)
- Fast response time (Gray to gray average 6.5 ms)
- High color saturation (NTSC 72%)
- Full HDTV (1920 x 1080 pixels) resolution, true HDTV format
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 60 Hz frame rate
- Ultra wide viewing angle : Super MVA technology
- RoHS compliance

1.3 APPLICATION

- Standard Living Room TVs.
- Public Display Application.
- Home Theater Application.
- MFM Application.

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note	
Active Area	930.24(H) x 523.26 (V) (42.02" diagonal)	mm	(1)	
Bezel Opening Area	939 (H) x 531 (V)	mm	(1)	
Driver Element	a-si TFT active matrix	-	-	
Pixel Number	1920 x R.G.B. x 1080	pixel	-	
Pixel Pitch(Sub Pixel)	0.1615 (H) x 0.4845 (V)	mm	-	
Pixel Arrangement	RGB vertical stripe	-	-	
Display Colors	16.7M	color	-	
Display Operation Mode	Transmissive mode / Normally black	-	-	
Surface Treatment	Anti-Glare coating (Haze 11%)	-	(2)	

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) The spec. of the surface treatment is temporarily for this phase. CMO reserves the rights to change this feature.





1.5 MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	982.0	983.0	984.0	mm	
Module Size	Vertical (V)	575.0	576.0	577.0	mm	(1), (2)
	Depth (D)	49.8	50.8	51.8	mm	
Weight		-	9800	-	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Module Depth is between bezel to inverter cover.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

ltom	Cymbol	Va	llue	Unit	Note	
Item	Symbol	Min.	Max.	Uniit	Note	
Storage Temperature	TST	-20	+60	ōС	(1)	
Operating Ambient Temperature	TOP	0	50	ōС	(1), (2)	
Shock (Non-Operating)	SNOP	-	50	G	(3), (5)	
Vibration (Non-Operating)	VNOP	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 $^{\circ}$ C).
- (b) Wet-bulb temperature should be 39 $^{\circ}$ C Max. (Ta > 40 $^{\circ}$ C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)₽







2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time, It is highly recommended to store the module with temperature from 0 to 35 °C at normal humidity without condensation.
- (b) The module shall be stroed in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.	Offic	Note
Power Supply Voltage	VCC	-0.3	13.5	V	(1)
Logic Input Voltage	VIN	-0.3	3.6	V	(1)

2.3.2 BACKLIGHT INVERTER UNIT

Item	Symbol	Symbol Value Ur		Unit	Note	
	Symbol			O III	Note	
Lamp Voltage	VW	_	3000	VRMS		
Power Supply Voltage	VBL	0	30	V	(1)	
Control Signal Level	_	-0.3	7	V	(1), (3)	

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.
- Note (2) No moisture condensation or freezing.
- Note (3) The control signals include On/Off Control and Internal PWM Control.



3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE


 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

	Param	otor	Symbol		Value	Unit	Note		
	Falalli	elei	Syllibol	Min.	Тур.	Max.	Offic	Note	
Power Sup	pply Voltage		V _{CC}	10.8	12	13.2	V	(1)	
Rush Curr	ent		I _{RUSH}	_	_	3.5	Α	(2)	
		White Pattern	_	_	0.98	_	Α		
Power Sup	oply Current	Horizontal Stripe	_	_	0.98	1.2	Α	(3)	
		Black Pattern	_	_	0.51	_	Α		
	Differential Ir Threshold Vo		V _{LVTH}	+100	_	_	mV		
	Differential Ir Threshold Vo		V _{LVTL}	_	_	-100	mV		
LVDS interface	Common Inp	out Voltage	V _{CM}	1.0	1.2	1.4	V	(4)	
	Differential in	nput voltage	V _{ID}	200	_	600	mV		
	Terminating I	Resistor	R _T	_	100	_	ohm		
CMOS	Input High TI	nreshold Voltage	V _{IH}	2.7	_	3.3	V		
interface	Input Low Th	reshold Voltage	V _{IL}	0	_	0.7	V		


Note (1) The module should be always operated within the above ranges.

Note (2) Measurement condition:






Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at Vcc = 12 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.










Note (4) The LVDS input characteristics are as follows:





3.2 BACKLIGHT CONNECTOR PIN CONFIGURATION

3.2.1 LAMP SPECIFICATION

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

Parameter	Cymbol		Value	Unit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Lamp Input Voltage	VL	1	(1090)	-	Lamp Input Voltage	VL
Lamp Current	IL	10.0	(10.5)	11.0	Lamp Current	IL
Lamp Turn On Voltage	VS	-	-	(1910)	Lamp Turn On Voltage	VS
Lamp rum on voltage	V 3	-	-	(1560)		
Operating Frequency	FL	35	-	70	Operating Frequency	FL
Lamp Life Time	LBL	50,000	-	-	Lamp Life Time	LBL

3.2.2 ELECTRICAL SPECIFICATION

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

Parameter	Symbol		Value	Unit	Note		
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note	
Power Consumption	P_{BL}	-	130	142	W	(5),(6) IL = 10.5mA	
Power Supply Voltage	V_{BL}	22.8	24.0	25.2	VDC		
Power Supply Current	I _{BL}	-	5.4	5.9	Α	Non Dimming	
Input Ripple Noise	-	-	-	912	mVP-P	VBL=22.8V	
Oscillating Frequency	F _w	39	42	45	kHz	(3)	
Dimming Frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	-	20	-	%		


- Note (1) Lamp current is measured by utilizing AC current probe and its value is average by measuring master and slave board.
- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second after startup. Otherwise the lamp may not be turned on.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is





defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the condition at Ta = 25 $\pm 2^{\circ}\! \text{C}~\text{and}~I_L = 10.0 \text{~} 11.0 \text{mArms}.$

- Note (5) The power supply capacity should be higher than the total inverter power consumption PBL. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 42" backlight unit under input voltage 24V, average lamp current 10.8 mA and lighting 30 minutes later.






3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test		Value		Unit	Note
raiametei		Symbol	Condition	Min.	Тур.	Max.	Offic	Note
On/Off Control Voltage	ON	V_{BLON}	_	2.0	_	5.0	V	
On Control Voltage	OFF	V BLON	_	0		0.8	٧	
Internal PWM Control	MAX	V_{IPWM}	_	3.0	3.15	3.3	V	Max. Duty Ratio
Voltage	MIN	V IPWM	_		0		٧	Min. Duty Ratio
Status Signal	HI	Status	_	3.0	3.3	3.6	V	Normal
Status Signal	LO	Siaius	_	0	_	0.8	V	Abnormal
VBL Rising Time		Tr1	_	30	_	_	ms	10%-90%V _{BI}
VBL Falling Time		Tf1	_	30	_	_	ms	10 /6-30 /6 v BL
Control Signal Rising Tir	ne	Tr	_	_	_	100	ms	
Control Signal Falling Ti	me	Tf	_	_	_	100	ms	
PWM Signal Rising Time)	T_{PWMR}	_	_	_	50	us	
PWM Signal Falling Time	е	T_{PWMF}	_	_	_	50	us	
Input Impedance		R _{IN}	_	1	_	_	МΩ	
PWM Delay Time		T_{PWM}	_	100	_	_	ms	
BLON Delay Time		T _{on}	_	300	_	_	ms	
BLON Off Time		T _{on1}	_	300	_	_	ms	

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the following figure. For a certain reason, the inverter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions: Turn ON sequence: VBL \rightarrow PWM signal \rightarrow BLON

Turn OFF sequence: BLOFF → PWM signal → VBL






(Adin function will be changed to EPWM)



4. BLOCK DIAGRAM OF INTERFACE

4.1 TFT LCD MODULE







5. INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD Module Input

Pin	Name	Description	Note
1	GND	Ground	
2	N.C.	No Connection	
3	N.C.	No Connection	
4	N.C.	No Connection	(2)
5	N.C.	No Connection	` ,
6	N.C.	No Connection	
7	SELLVDS	LVDS data format Selection	(3)(5)
8	N.C.	No Connection	(2)
9	ODSEL	Overdrive Lookup Table Selection	(4)(6)
10	N.C.	No Connection	(2)
11	GND	Ground	. ,
12	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
13	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
14	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(7)
15	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(7)
16	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
17	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	ECLK-	Even pixel Negative LVDS differential clock input	(7)
20	ECLK+	Even pixel Positive LVDS differential clock input	(7)
21	GND	Ground	
22	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(7)
23	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(7)
24	N.C.	No Connection	
25	N.C.	No Connection	(2)
26	GND	Ground	` ,
27	GND	Ground	
28	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
29	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
30	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(7)
31	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(7)
32	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
33	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	OCLK-	Odd pixel Negative LVDS differential clock input.	(7)
36	OCLK+	Odd pixel Positive LVDS differential clock input.	(7)
37	GND	Ground	
38	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(7)
39	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(7)
40	N.C.	No Connection	
41	N.C.	No Connection	(2)
42	GND	Ground	
43	GND	Ground	
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(2)



48	VCC	+12V power supply	
49	VCC	+12V power supply	
50	VCC	+12V power supply	
51	VCC	+12V power supply	

Note (1) LVDS connector pin orderdefined as follows




- Note (2) Reserved for internal use. Please leave it open.
- Note (3) Low = Open or connect to GND: VESA Format, High = Connect to +3.3V: JEIDA Format.
- Note (4) Overdrive lookup table selection. The overdrive lookup table should be selected in accordance with the frame rate to optimize image quality.

Low = Open or connect to GND, High = Connect to +3.3V

ODSEL	Note
L or open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) LVDS signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




System side: R1 < 1K





Note (6) ODSEL signal pin connected to the LCM side has the following diagram.

R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)




Note (7) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.



5.2 BACKLIGHT UNIT

The pin configuration for the housing and the leader wire is shown in the table below.

Pin	Name	Description	Wire Color			
1	HV	High Voltage	White			
2	HV	High Voltage	Pink			



5.3 INVERTER UNIT

CN1: S14B-PH-SM4-TB(D)(LF)(JST) or equivalent

Pin №	Symbol	Feature				
1						
2						
3	VBL	+24V				
4						
5						
6						
7						
8	GND	GND				
9						
10						
11	STATUS	Normal (3.3V) Abnormal(GND)				
12	No funtion					
13	I_PWM	Internal PWM Control Signal				
14	BLON	BL ON/OFF				


PS: Pin No. 12 A_DIM will be changed to EPWM


CN2-CN7: SM02 -BDAS-3-TB(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage



5.4 BLOCK DIAGRAM OF INTERFACE





Preliminary



ER0~ER7: Even pixel R data EG0~EG7: Even pixel G data EB0~EB7: Even pixel B data OR0~OR7: Odd pixel R data OG0~OG7: Odd pixel G data OB0~OB7: Odd pixel B data

DE: Data enable signal DCLK: Data clock signal


Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.





5.5 LVDS INTERFACE

VESA LVDS format: (SELLVDS pin=L or open)



JEDIA LVDS format : (SELLVDS pin=H)









R0~R7: Pixel R Data (7; MSB, 0; LSB) G0~G7: Pixel G Data (7; MSB, 0; LSB) B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal DCLK: Data clock signal

Notes: (1) RSVD (reserved) pins on the transmitter shall be "H" or "L".

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da		Sigr											
	Color				Re									reer							Βlι				
	1=	R7	R6	R5	R4	R3	R2	R1	R0		G6		G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
i ieu	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
arcon	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Biue	Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

 $(Ta = 25 \pm 2 \,{}^{\circ}C)$

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	80	MHz	
LVDS	Input cycle to cycle jitter	T _{rcl}	_	_	200	ps	(3)
Receiver Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%		F _{clkin} +2%	MHz	(4)
	Spread spectrum modulation frequency	F _{SSM}			200	KHz	(4)
LVDS Receiver	Setup Time	Tlvsu	600	-	_	ps	(5)
Data	Hold Time	Tlvhd	600	ı		ps	(3)
	Frame Rate	F _{r5}	47	50	53	Hz	(6)
Vertical	Traino riato	F_{r6}	57	60	63	Hz	(0)
Active Display	Total	Tv	1115	1125	1135	Th	Tv=Tvd+Tvb
Term	Display	Tvd	1080	1080	1080	Th	_
	Blank	Tvb	35	45	55	Th	_
Horizontal	Total	Th	1050	1100	1150	Tc	Th=Thd+Thb
Active Display	Display	Thd	960	960	960	Tc	_
Term	Blank	Thb	90	140	190	Тс	_


Note (1) Please make sure the range of pixel clock has follow the below equation:


Fclkin(max) \geq Fr6 \times Tv \times Th

 $Fr_5 \times Tv \times Th \ge Fclkin(min)$


Note (2) This module is operated in DE only mode and please follow the input signal timing diagram below:








Note (3) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = $IT_1 - TI$




Note (4) The SSCG (Spread spectrum clock generator) is defined as below figures.





Note (5) The LVDS timing diagram and setup/hold time is defined and showing as the following figures.

LVDS RECEIVER INTERFACE TIMING DIAGRAM




Note (6): (ODSEL) = H/L or open for 50/60Hz frame rate. Please refer to 5.1 for detail information



6.2 POWER ON/OFF SEQUENCE

 $(Ta = 25 \pm 2 \, {}^{\circ}C)$

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0,that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.






7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit					
Ambient Temperature	Ta	25±2	оС					
Ambient Humidity	На	50±10	%RH					
Supply Voltage	VCC	12	V					
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"							
Lamp Current	IL	TBD	mA					
Oscillating Frequency (Inverter)	FW	TBD	KHz					
Vertical Frame Rate	Fr	60	Hz					

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.





7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR	ł .		5000	-	-	Note (2)
Response Time		Gray to gray		-	6.5	12	ms	Note (3)
Center Luminance of White		LC		360	450	1	cd/m ²	Note (4)
White Variation		δW		-	-	1.3	-	Note (6)
Cross Talk		СТ		-	-	4	%	Note (5)
Color Chromaticity	Red	Rx	θx=0°, θy =0° Viewing angle at normal direction		0.631	Typ. +0.03	-	
		Ry		Typ. -0.03	0.321		-	
	Green	Gx			0.286		-	
		Gy			0.603		-	
	Blue	Вх			0.148		-	-
		Ву			0.051		-	
	White	Wx			0.280		-	
		Wy			0.285		-	
	Color Gamut	C.G		68	72	-	%	NTSC
Viewing Angle	Horizontal	θ x +	CR≥20	80	88	-	- Deg.	Note (1)
		θх-		80	88	-		
	Vertical	θ Y +		80	88	-		
		θ Υ -		80	88	-		

Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Conoscope Cono-80

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = $\frac{\text{Surface Luminance with all white pixels}}{\text{Surface Luminance with all black pixels}}$

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).



Note (3) Definition of Gray-to-Gray Switching Time:

Optical Response



The driving signal means the signal of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255.

Gray to gray average time means the average switching time of gray level 0, 31, 63, 95, 127, 159, 191, 223 and 255 to each other.

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

L_C = L (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where:

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)






Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$







8. PRECAUTIONS

8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- [1] Do not apply rough force such as bending or twisting to the module during assembly.
- [2] It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- [3] Do not apply pressure or impulse to the module to prevent the damage of LCD panel and Backlight.
- [4] Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- [5] Do not plug in or pull out the I/F connector while the module is in operation.
- [6] Do not disassemble the module.
- [7] Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- [8] Moisture can easily penetrate into LCD module and may cause the damage during operation.
- [9] When storing modules as spares for a long time, the following precaution is necessary.
 - [9.1] Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
 - [9.2] The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.
- [10] When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

8.2 SAFETY PRECAUTIONS


- [1] The startup voltage of a Backlight is approximately 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the Backlight unit.
- [2] If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- [3] After the module's end of life, it is not harmful in case of normal operation and storage.




9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





Model Name: V420H2-L01

Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

Manufactured Date:

Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

Revision Code: Cover all the change

Serial No.: Manufacturing sequence of product Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



10. PACKAGING

10.1 PACKAGING SPECIFICATIONS

(1) 4 LCD TV modules / 1 Box

(2) Box dimensions : 1085(L)x296(W)x653(H)mm

(3) Weight: Approx. 43Kg(4 modules per carton)

10.2 PACKAGING METHOD

Figures 10-1 and 10-2 are the packing method




Figure.10-1 packing method



Sea / Land Transportation (40ft Container)

Air Transportation




Figure.10-2 packing method



11. MECHANICAL CHARACTERISTIC

