

Doc. Number:

Tentative Specification
Preliminary Specification
Approval Specification

MODEL NO.: N140FGE

SUFFIX: L32

Customer:

APPROVED BY

SIGNATURE

Name / Title

Note : 300nits

Please return 1 copy for your confirmation with your signature and comments.

Approved By	Checked By	Prepared By
楊竣傑	曹文彬	陳郁甫
2012-09-14 13:49:06 CST	2012-09-10 11:07:55 CST	2012-09-07 14:01:05 CST

CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	4
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	5
3.2.1 TFT LCD MODULE	5
4. ELECTRICAL SPECIFICATIONS	6
4.1 FUNCTION BLOCK DIAGRAM	6
4.2. INTERFACE CONNECTIONS	6
4.3 ELECTRICAL CHARACTERISTICS	8
4.3.1 LCD ELETRONICS SPECIFICATION	8
4.3.2 LED CONVERTER SPECIFICATION	10
4.3.3 BACKLIGHT UNIT	12
4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS	13
4.4.1 LVDS DC SPECIFICATIONS	13
4.4.2 LVDS DATA FORMAT	13
4.4.3 COLOR DATA INPUT ASSIGNMENT	14
4.5 DISPLAY TIMING SPECIFICATIONS	15
4.6 POWER ON/OFF SEQUENCE	16
5. OPTICAL CHARACTERISTICS	17
5.1 TEST CONDITIONS	17
5.2 OPTICAL SPECIFICATIONS	17
6. RELIABILITY TEST ITEM	20
7. PACKING	21
7.1 MODULE LABEL	21
7.2 CARTON	22
7.3 PALLET	23
8. PRECAUTIONS	24
8.1 HANDLING PRECAUTIONS	24
8.2 STORAGE PRECAUTIONS	24
8.3 OPERATION PRECAUTIONS	24
Appendix. EDID DATA STRUCTURE	25
Appendix. OUTLINE DRAWING	28
Appendix. SYSTEM COVER DESIGN NOTICE	31

REVISION HISTORY

Version	Date	Page	Description
0.0	Sep, 03, 2012	All	Tentative Spec Ver.0.0 was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N140FGE-L32 is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1600 x 900 HD+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14.0" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1600 x R.G.B. x 900	pixel	-
Pixel Pitch	0.1935 (H) x 0.1935 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	300	Cd/m2	
Power Consumption	Total (6.3 W) (Typ.) @ cell (1.3 W) (Max.), BL (5 W) (Max.)		(1)


Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, $f_v = 60$ Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and $T_a = 25 \pm 2$ °C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

Item		Min.	Typ.	Max.	Unit	Note
Module Size	Horizontal (H)	319.9	320.4	320.9	mm	(1)
	Vertical (V)	204.6	205.1	205.6	mm	
	Thickness (T)	-	-	3.6	mm	
Active Area	Horizontal		309.6		mm	
	Vertical		174.15		mm	
Weight		-	310	320	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12 & Foxconn-GS13401-1110A-7H or equivalent

User's connector Part No: IPEX-20453-040T-01 or equivalent

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

Note (1) (a) 90 %RH Max. (Ta ≤ 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.



3.2 ELECTRICAL ABSOLUTE RATINGS


3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	VCCS	(-0.3)	(+4.0)	V	(1)
Logic Input Voltage	V _{IN}	(-0.3)	(VCCS+0.3)	V	
Converter Input Voltage	LED_VCCS	(-0.3)	(25)	V	(1)
Converter Control Signal Voltage	LED_PWM,	(-0.3)	(5)	V	(1)
Converter Control Signal Voltage	LED_EN	(-0.3)	(5)	V	(1)

Note (1) Stresses beyond those listed in above “ELECTRICAL ABSOLUTE RATINGS” may cause permanent damage to the device. Normal operation should be restricted to the conditions described in “ELECTRICAL CHARACTERISTICS”.

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM




4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserve)	
2	VCCS	Power Supply (3.3V typ.)	
3	VCCS	Power Supply (3.3V typ.)	
4	VEDID	DDC 3.3V power	
5	NC	No Connection (Reserved for CMI test)	
6	CLKEDID	DDC clock	
7	DATAEDID	DDC data	
8	RXO0-	LVDS Differential Data Input (Odd)	R0-R5, G0
9	RXO0+	LVDS Differential Data Input (Odd)	
10	VSS	Ground	
11	RXO1-	LVDS Differential Data Input (Odd)	G1~G5, B0, B1
12	RXO1+	LVDS Differential Data Input (Odd)	
13	VSS	Ground	
14	RXO2-	LVDS Differential Data Input (Odd)	B2-B5, HS, VS, DE
15	RXO2+	LVDS Differential Data Input (Odd)	
16	VSS	Ground	
17	RXOC-	LVDS Clock Data Input (Odd)	LVDS CLK
18	RXOC+	LVDS Clock Data Input (Odd)	
19	VSS	Ground	
20	RXE0-	LVDS Differential Data Input (Even)	R0-R5, G0
21	RXE0+	LVDS Differential Data Input (Even)	
22	VSS	Ground	
23	RXE1-	LVDS Differential Data Input (Even)	G1~G5, B0, B1

24	RXE1+	LVDS Differential Data Input (Even)	
25	VSS	Ground	
26	RXE2-	LVDS Differential Data Input (Even)	B2-B5,HS,VS, DE
27	RXE2+	LVDS Differential Data Input (Even)	
28	VSS	Ground	
29	RXEC-	LVDS Clock Data Input (Even)	LVDS CLK
30	RXEC+	LVDS Clock Data Input (Even)	
31	LED_GND	LED Ground	
32	LED_GND	LED Ground	
33	LED_GND	LED Ground	
34	NC	No Connection (Reserve)	
35	LED_PWM	PWM Control Signal of LED Converter	
36	LED_EN	Enable Control Signal of LED Converter	
37	CABC_EN	CABC Enable Input	
38	LED_VCCS	LED Power Supply	
39	LED_VCCS	LED Power Supply	
40	LED_VCCS	LED Power Supply	

Note (1) The first pixel is odd as shown in the following figure.



Note (2) The setting of Color engine and CABC function are as follows.

Pin	Enable	Disable
CABC_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.

4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		VCCS	(3.0)	(3.3)	(3.6)	V	(1)-
Ripple Voltage		V _{RP}	-	(50)	-	mV	(1)-
CABC_EN Input Voltage	High Level	V _{IHCABC}	(2.3)	-	(3.6)	V	
	Low Level	V _{ILCABC}	(0)	-	(0.5)	V	
Inrush Current		I _{RUSH}	-	-	1.5	A	(1),(2)
Power Supply Current	Mosaic	I _{CC}	-	TBD	TBD	mA	(3)a
	Black		-	TBD	TBD	mA	(3)b

Note (1) The ambient temperature is $T_a = 25 \pm 2$ °C.


Note (2) I_{RUSH}: the maximum current when VCCS is rising

I_{IS}: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.




VCCS rising time is 0.5ms




Note (3) The specified power supply current is under the conditions at $V_{CCS} = 3.3\text{ V}$, $T_a = 25 \pm 2\text{ }^{\circ}\text{C}$, DC Current and $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

b. Black Pattern



Active Area


4.3.2 LED CONVERTER SPECIFICATION

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Converter Input power supply voltage		LED_Vccs	(6.0)	(12.0)	(21.0)	V	
Converter Inrush Current		I _{LED_RUSH}	-	-	(1.5)	A	(1)
EN Control Level	Backlight On		(2.3)	-	(5.0)	V	
	Backlight Off		0	-	(0.5)	V	
PWM Control Level	PWM High Level		(2.3)	-	(5.0)	V	
	PWM Low Level		0	-	(0.5)	V	
PWM Control Duty Ratio			(10)	-	(100)	%	
			(5)	-	(100)	%	(2)
PWM Control Permissible Ripple Voltage		V _{PWM_pp}	-	-	(100)	mV	
PWM Control Frequency		f _{PWM}	(190)	-	(2K)	Hz	(3)
LED Power Current	LED_VCCS = Typ.	I _{LED}	TBD	TBD	TBD	mA	(4)


Note (1) I_{LED_RUSH}: the maximum current when LED_VCCS is rising,

I_{LED_IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



VLED rising time is 0.5ms



Note (2) If the PWM control duty ratio is less than 10%, there is some possibility that acoustic noise or backlight flash can be found. And it is also difficult to control the brightness linearity.

Note (3) If PWM control frequency is applied in the range less than 1KHz, the “waterfall” phenomenon on the screen may be found. To avoid the issue, it’s a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N + 0.33) * f \leq f_{PWM} \leq (N + 0.66) * f$$

N : Integer ($N \geq 3$)

f : Frame rate


Note (4) The specified LED power supply current is under the conditions at “LED_VCCS = Typ.”, $T_a = 25 \pm 2$ °C, $f_{PWM} = 200$ Hz, Duty=100%.

4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
LED Light Bar Power Supply Voltage	V _L	26	29	30	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	I _L	--	(115)	--	mA	
Power Consumption	P _L	(2.99)	(3.34)	(3.45)	W	(3)
LED Life Time	L _{BL}	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)



Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 20 mA(Per EA) until the brightness becomes 50% of its original value.

4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 LVDS DC SPECIFICATIONS


Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
LVDS Differential Input High Threshold	$V_{TH(LVDS)}$	-	-	(+100)	mV	(1), $V_{CM}=1.2V$
LVDS Differential Input Low Threshold	$V_{TL(LVDS)}$	(-100)	-	-	mV	(1) $V_{CM}=1.2V$
LVDS Common Mode Voltage	V_{CM}	(1.125)	-	(1.375)	V	(1)
LVDS Differential Input Voltage	$ V_{ID} $	(100)	-	(600)	mV	(1)
LVDS Terminating Resistor	R_T		(100)		Ohm	-

Note (1) The parameters of LVDS signals are defined as the following figures.



4.4.2 LVDS DATA FORMAT





4.4.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																	
		Red						Green						Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray Scale Of Green	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Gray Scale Of Blue	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage


4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
DCLK	Frequency	1/Tc	TBD	(97.79)	TBD	MHz	-
DE	Vertical Total Time	TV	TBD	(926)	TBD	TH	-
	Vertical Active Display Period	TVD	(900)	(900)	(900)	TH	-
	Vertical Active Blanking Period	TVB	TV-TVD	(26)	TV-TVD	TH	-
	Horizontal Total Time	TH	TBD	(1760)	TBD	Tc	-
	Horizontal Active Display Period	THD	(1600)	(1600)	(1600)	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	(160)	TH-THD	Tc	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.


INPUT SIGNAL TIMING DIAGRAM



4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

Symbol	Value			Unit	Note
	Min.	Typ.	Max.		
t1	(0.5)	-	(10)	ms	
t2	(0)	-	(50)	ms	
t3	(0)	-	(50)	ms	
t4	(500)	-	-	ms	
t5	(200)	-	-	ms	
t6	(200)	-	-	ms	
t7	(0.5)	-	(10)	ms	
t _A	(0.5)	-	(10)	ms	
t _B	(0)	-	(10)	ms	
t _C	(10)	-	-	ms	
t _D	(10)	-	-	ms	
t _E	(10)	-	-	ms	
t _F	(10)	-	-	ms	



Note (1) Please don't plug or unplug the interface cable when system is turned on.

Note (2) Please avoid floating state of the interface signal during signal invalid period.

Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.

5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS


Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
LED Light Bar Input Current	I _L	(115)	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	$\theta_x=0^\circ, \theta_Y=0^\circ$ Viewing Normal Angle	350	500	-	-	(2), (5),(7)
Response Time		T _R		-	(3)	(8)	ms	(3),(7)
		T _F		-	(7)	(12)	ms	
Average Luminance of White		L _{Ave}		255	300	-	cd/m ²	(4), (6),(7)
Color Chromaticity	Red	R _x		Typ – 0.03	(0.580)	Typ + 0.03	-	(1),(7)
		R _y			(0.340)		-	
	Green	G _x			(0.325)		-	
		G _y			(0.565)		-	
	Blue	B _x			(0.159)		-	
		B _y			(0.145)		-	
	White	W _x			0.313		-	
		W _y			0.329		-	
Viewing Angle	Horizontal	θ _x +	CR≥10	40	45	-	Deg.	(1),(5), (7)
		θ _x -		40	45			
	Vertical	θ _Y +		15	20	-		
		θ _Y -		40	45	-		
White Variation of 5 Points		δW _{5p}	$\theta_x=0^\circ, \theta_Y=0^\circ$	80	-	-	%	(5),(6), (7)

Note (1) Definition of Viewing Angle (θ_x, θ_y):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{63} / L_0$$


L₆₃: Luminance of gray level 63

L₀: Luminance of gray level 0

$$CR = CR (1)$$

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of White at 5 points

$$L_{AVE} = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points

$$\delta W_{5p} = \{ \text{Minimum } [L(1) \sim L(5)] / \text{Maximum } [L(1) \sim L(5)] \} * 100\%$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	(1) (2)
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour 60 , 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	(1) (3)
ESD Test (Operation)	150pF, 330 , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	
Shock (Non-Operating)	220G, 2ms, half sine wave, 1 time for each direction of ±X, ±Y, ±Z	
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	

Note (1) criteria : Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

7. PACKING

7.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N140FGE - L32

(b) Revision: Rev. XX, for example: C1, C2 ...etc.

(c) Serial ID: X X X X X X Y M D L N N N N



(d) Production Location: MADE IN XXXX.

(e) UL/CB logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

7.2 CARTON

Box Dimensions : 435(L)*350(W)*275(H)
Weight : Approx. 8.09Kg (20 module .per. 1box)




Figure. 7-2 Packing method

7.3 PALLET

Sea & Land Transportation

Air Transportation




Figure. 7-3 Packing method

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Appendix. EDID DATA STRUCTURE



The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPD standards.


Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header , Fixed	00	00000000
1	1	Header , Fixed	FF	11111111
2	2	Header , Fixed	FF	11111111
3	3	Header , Fixed	FF	11111111
4	4	Header , Fixed	FF	11111111
5	5	Header , Fixed	FF	11111111
6	6	Header , Fixed	FF	11111111
7	7	Header , Fixed	00	00000000
8	8	ID system manufacturer name	0D	00001101
9	9	ID system manufacturer name	AE	10101110
10	0A	ID system Product Code (LSB)	81	10000001
11	0B	ID system Product Code (MSB)	14	00010100
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13	0D	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14	0E	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16	10	Week of manufacture 1 - 53 (unused: 00h) : 10h fixed by CMO	1E	00011110
17	11	Year of manufacture year - 1990(unsed:00h) : 14h (Year 2010) fixed by CMO	16	00010110
18	12	Version=1	01	00000001
19	13	Revision=4	04	00000100
20	14	Vedio Input Definition	90	10010000
21	15	Active area horizontal 31cm	1F	00011111
22	16	Active area vertical 17cm	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	87	10000111
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	C5	11000101
27	1B	Rx=0.58	94	10010100
28	1C	Ry=0.34	57	01010111
29	1D	Gx=0.325	53	01010011
30	1E	Gy=0.565	90	10010000
31	1F	Bx=0.159	28	00101000
32	20	By=0.145	25	00100101
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001





41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("97.79"MHz, According to VESA CVT Rev1.4)	33	00110011
55	37	# 1 97.79MHz/10000 =9779=2633(Hex)	26	00100110
56	38	# 1 H active ("1600")	40	01000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1600 : 160")	60	01100000
59	3B	# 1 V active ("900")	84	10000100
60	3C	# 1 V blank ("26")	1A	00011010
61	3D	# 1 V active : V blank ("900 : 26")	30	00110000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000
66	42	# 1 H image size ("310 mm")	36	00110110
67	43	# 1 V image size ("174 mm")	AE	10101110
68	44	# 1 H image size : V image size ("310 : 174")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("65.2"MHz, According to VESA CVT Rev1.4)	78	01111000
73	49	# 2 65.2MHz/10000 =6520=1978(Hex)	19	00011001
74	4A	# 2 H active ("1600")	40	01000000
75	4B	# 2 H blank ("160")	A0	10100000
76	4C	# 2 H active : H blank ("1600 : 160")	60	01100000
77	4D	# 2 V active ("900")	84	10000100
78	4E	# 2 V blank ("26")	1A	00011010
79	4F	# 2 V active : V blank ("900 : 26")	30	00110000
80	50	# 2 H sync offset ("48")	30	00110000
81	51	# 2 H sync pulse width ("32")	20	00100000
82	52	# 2 V sync offset : V sync pulse width ("3 : 5")	35	00110101
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000
84	54	# 2 H image size ("310 mm")	36	00110110

85	55	# 2 V image size ("174 mm")	AE	10101110
86	56	# 2 H image size : V image size ("310 : 174")	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data Type Tag: Alphanumeric Data String (ASCII)	FE	11111110
94	5E	Flag	00	00000000
95	5F	Dell P/N 1st Character"5"	35	00110101
96	60	Dell P/N 2nd Character"C"	43	01000011
97	61	Dell P/N 3rd Character"J"	4A	01001010
98	62	Dell P/N 4th Character"8"	38	00111000
99	63	Dell P/N 5th Character"2"	32	00110010
100	64	EDID Revision	00	00000000
101	65	Manufacturer P/N"1"	31	00110001
102	66	Manufacturer P/N"4"	34	00110100
103	67	Manufacturer P/N"0"	30	00110000
104	68	Manufacturer P/N"F"	46	01000110
105	69	Manufacturer P/N"G"	47	01000111
106	6A	Manufacturer P/N"E"	45	01000101
107	6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag: Manufacturer Specified Data 00	00	00000000
112	70	Flag	00	00000000
113	71	Color Management	00	00000000
114	72	Panel Type and Revision	41	01000001
115	73	Frame Rate	31	00110001
116	74	Light Controller Interface and Maximum Luminance	9E	10011110
117	75	Front Surface / Polarizer and Pixel Structure	00	00000000
118	76	Multi-Media Features	10	00010000
119	77	Multi-Media Features	00	00000000
120	78	Special Features	00	00000000
121	79	Special Features	02	00000010
122	7A	Special Features	01	00000001
123	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
124	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
125	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	F4	11110100

Appendix. OUTLINE DRAWING













NOTES:




1. LCD MODULE INPUT CONNECTOR : I-PEX 20455-040E-12
2. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER COF, T-CON AND VR LOCATIONS.
3. LVDS CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
4. MODULE FLATNESS SPEC 0.5mm MAX.
5. '()' MARKS THE REFERENCE DIMENSIONS.

Appendix. SYSTEM COVER DESIGN NOTICE

1.	Design gap A between panel & any components on system cover
Definition	<p>a). Sufficient gap between panel & system is a must for preventing from backpack or pogo test fail.</p> <p>b). Zero gap from panel's maximum thickness boundary to any components, foreign objects, wire, cable or extrusion on system cover inner surface is forbidden.</p>
2	Design gap B1 & B2 between panel & protrusions
Definition	<p>2.0mm min. gap is recommended between panel & protrusions for preventing from shock related failures.</p>
3	Design gap C between system front bezel & panel surface.

	
Definition	<p>a). Sufficient gap between system front bezel & panel surface is a must for preventing from pooling or glass broken.</p> <p>b). Zero gap or interference is forbidden.</p>
4	Design gap D1 & D2 between system front bezel & PCB Assembly.
	
Definition	<p>a). Sufficient gap between system front bezel & PCB assembly is a must for preventing from abnormal display after backpack test, hinge test, twist test or pogo test.</p> <p>b). Zero gap or interference is forbidden.</p>
5	Interference examination of antenna cable and WebCam wire
	
Definition	<p>a). Antenna cable or WebCam wire overlap with panel outline is forbidden for preventing from abnormal display & white spot after backpack test, hinge test, twist test or pogo test.</p> <p>b). Antenna cable or WebCam wire bypass panel outline is recommended.</p>
6	System inner surface examination

	
Definition	<p>a). Burr at logo edge, step, protrusion or PCB board will easily cause white spot or glass broken.</p> <p>b). Keeping flat surface underneath backlight is recommended.</p>
7	Tape/sponge design on system inner surface
	
Definition	<p>a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, it is not recommended to add tape/sponge in separate location. Since each tape/sponge may act as pressure concentration location.</p> <p>b) We suggest to design a tape/sponge that well covered under panel rear cover.</p>
8	Assembly SOP examination
	
Definition	To prevent panel crack during system front bezel assembly process with hook design, it is prohibited to press panel or any location that related directly to the panel.
9	Material used for system rear bezel

	
Definition	To prevent panel crack during system front bezel assembly process without hook design, it is only allowed to give slight pressure with large contact area. This can help to distribute the stress to prevent point concentration, also it is suggest to put the system on a flat surface stage during the assembly.
10	Material used for system rear bezel
	
Definition	<p>a) To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, as the poor rigidity result from deformation of system rear cover during the test.</p> <p>b) We suggest to use aluminum-magnesium alloy as the rear frame material with thickness min 1.5mm, instead of using PC/ABS.</p>
11	System base unit design near keyboard and mouse pad
	
Definition	To prevent abnormal display & white spot after scuffing test, hinge test, pogo test, backpack test, no sharp edge design is allowed in any area that may damage the panel during the test. We suggest to remove all sharp edges, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface.