


Approval

TFT LCD Approval Specification

MODEL NO.: M220Z1-L09

Customer :	
Approved by :	
Note:	

記錄	工作	審核	角色	投票
2008-12-03 10:45:30 CST		kevin_wu(吳柏勳 /56520/54894)	Director	Accept





- CONTEN ⁻ REVISION HISTORY	TS -	3
REVISION FIISTORT		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.1.1 TFT LCD MODULE 3.1.2 Vcc POWER DIP CONDITION 3.2 BACKLIGHT UNIT		7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT		11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE (INPUT SIGNAL) 5.2 TFT LCD MODULE (POWER) 5.3 LVDS DATA MAPING TABLE 5.4 PIXEL FORMAT IMAGE 5.5 BACKLIGHT UNIT 5.6 COLOR DATA INPUT ASSIGNMENT		12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		16
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		18
8. PACKAGING 8.1 PACKING SPECIFICATIONS 8.2 PACKING METHOD		21
9. DEFINITION OF LABELS 9.1 CMO MODULE LABEL		23
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS 10.3 OTHER		24
11. MECHANICAL CHARACTERISTICS		25



Approval

REVISION HISTORY

Version	Date	Section	Description
Ver 2.0	Oct, 17 '08		M220Z1-L09 Specifications was first issued。
Ver 2.1	Nov, 20 '08		Add FAB ID in SN label。
		10.3	Add 10.3 OTHER
			When fixed patterns are displayed for a long time, remnant image is likely to occur.



Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

The M220Z1-L09 model is a 22" wide TFT-LCD module with a 4-CCFL Backlight Unit, a 15-pin power interface and a 51-pin 4ch-LVDS interface. This module supports 1680 x 1050 WSXGA+ mode and displays up to 16.7 million colors. The inverter module for the Backlight Unit is not built in.

1.2 FEATURES

- Super wide viewing angle
- High contrast ratio
- Fast response time
- High color saturation
- WSXGA+ (1680 x 1050 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Double frame rate (120Hz)

1.3 APPLICATION

- Workstation & desktop monitor
- Display terminals for AV application

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Diagonal size	558.68	mm	
Active Area	473.76x296.1	mm	(1)
Bezel Opening Area	477.7 (H) x 300.1 (V)	mm	(1)
Driver Element	a-Si TFT active matrix	-	-
Pixel Number	1680 x R.G.B. x 1050	pixel	-
Pixel Pitch	0.282(H) x 0.282(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7 millions	color	-
Transmissive Mode	Normally White	-	-
Surface Treatment	Hard coating (3H), AG (Haze 25%)	-	-
Module Power Consumption	29.21	Watt	(2)

1.5 MECHANICAL SPECIFICATIONS

Ite	Item		Тур.	Max.	Unit	Note
	Horizontal(H)		493.7	494.2	mm	
Module Size	Vertical(V)	319.6	320.1	320.6	mm	(1)
	Depth(D)	17.7	18.2	18.7	mm	
Weight		-	-	2550	g	
I/F connector mounting		The mounting in				
pos	sition	the screen cente	r within ±0.5 mm	as the horizontal.		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Please refer to sec.3.1 & 3.2 in this document for more information of power consumption.



Approval

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Symbol	Va	Unit	Note	
item	Symbol	Min.	Max.	Ullit	Note
Storage Temperature	T _{ST}	-20	+60	٥C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	٥C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	-	1	G	(4), (5)
LCD Cell Life Time		50,000		Hrs	MTBF
LCD Cell Life Time	L _{CELL}	50,000	-	піѕ	based

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90% RH Max. (Ta 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

Note (2) The temperature of panel surface should be 0 °C Min. and 60 °C Max.

Relative Humidity (%RH)



- Note (3) 11 ms, half-sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 300 Hz, sweep rate 10 min / cycle, 30 min for X,Y,Z axis
- Note (5) Upon the Vibration and Shock tests, the fixture used to hold the module must be firm and rigid enough to prevent the module from twisting or bending by the fixture.



Approval

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Linit	Note
	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	Vcc	-0.3	+6.0	V	(1)

2.2.2 BACKLIGHT UNIT

Itom	Symbol	Symbol Value			Note
Item	Symbol	Min.	Max.	Unit	Note
Lamp Voltage	V _L	-	2.5K	V_{RMS}	$(1), (2), I_L = 7.0 \text{ mA}$
Lamp Current	IL	3.0	8.0	mA_RMS	(1) (2)
Lamp Frequency	FL	40	80	KHz	(1), (2)

Note (1) Permanent damage might occur if the module is operated at conditions exceeding the maximum values.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).

Approval

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE


3.1.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note	
Faranie	Parameter		Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		Vcc	4.5	5.0	5.5	V	-
Ripple Voltage		V_{RP}	ı		100	mV	-
Rush Current		I _{RUSH}	ı		3	Α	(2)
	White	-	1	700	945	mA	(3)a
Power Supply Current	Black	-	-	1250	1700	mA	(3)b
	Vertical Stripe	-	-	1200	1620	mA	(3)c
Power Consumption		PLCD		6.25	8.5	Watt	(4)
LVDS differential input voltage		Vid	200	-	600	mV	
LVDS common input vo	ltage	Vic		1.2		V	

Note (1) The module is recommended to operate within specification ranges listed above for normal function.

Note (2) Measurement Conditions:




Vcc rising time is 470μs





Approval

Note (3) The specified power supply current is under the conditions at Vcc = 5.0 V, $Ta = 25 \pm 2 \, ^{\circ}\text{C}$, $f_v = 120 \, ^{\circ}\text{Hz}$, whereas a power dissipation check pattern below is displayed.



Note (4) The power consumption is specified at the pattern with the maximum current.

3.1.2 Vcc POWER DIP CONDITION Vcc 4.5V

Dip condition: 4.0V : Vcc : 4.5V, Td : 20ms




Approval

3.2 BACKLIGHT UNIT

Parameter	Symbol		Value			Note
Farameter	Syllibol	Min. Typ. Max.		Unit	Note	
Lamp Input Voltage	V_L	765	850	935	V_{RMS}	$I_L = (7.0) \text{ mA}$
Lamp Current	ΙL	3	7.0	8	mA_{RMS}	(1)
Lamp Turn On Voltage	Vs	-	-	1560(25°C)	V_{RMS}	(2)
		-	-	1800(0°C)	V_{RMS}	(2)
Operating Frequency	F_L	40	60	80	KHz	(3)
Lamp Life Time	L_BL	50000		-	Hrs	(5) $I_L = (7.0) \text{ mA}$
Power Consumption	P_L	-	22.96	-	W	$(4), I_L = (7.0) \text{ mA}$

Note (1) Lamp current is measured by utilizing high-frequency current meters as shown below:



- Note (2) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise, the lamp may not be turned on normally. It is the value output voltage of NF circuit.
- Note (3) The lamp frequency may produce interference with horizontal synchronization frequency from the display, which might cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronization frequency and its harmonics as far as possible.
- Note (4) $P_L = I_L \times V_L \times 4CCFLs$
- Note (5) The lifetime of lamp can be defined as the time in which it continues to operate under the condition $Ta = 25 \pm 2$ °C and $I_L = 7$ mArms until one of the following events occurs:
 - (a) When the brightness becomes or lower than 50% of its original value.
 - (b) When the effective ignition length becomes 80% of its original value. (The effective ignition length is a scope that luminance is over 70% of that at the center point.)
- Note (6) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid producing too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.




Approval

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $2 \pm 10\%$
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:

$$|I_{p} - I_{-p}| / I_{rms} * 100\%$$

* Distortion rate


$$I_p$$
 (or I_{-p}) / I_{rms}




Approval

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT



Note: On the same side, the same-polarity lamp voltage design for lamps is recommended



Approval

5. INPUT TERMINAL PIN ASSIGNMENT

5.1 TFT LCD MODULE (INPUT SIGNAL)

Di∽	Nome	Description
Pin	Name B_RXO0-	Description R. Nagativa IVDS differential data input. Channel CO (add)
1		B_ Negative LVDS differential data input. Channel O0 (odd)
2	B_RXO0+	B_ Positive LVDS differential data input. Channel O0 (odd)
3	B_RXO1-	B_ Negative LVDS differential data input. Channel O1 (odd)
4	B_RXO1+	B_ Positive LVDS differential data input. Channel O1 (odd)
5	B_RXO2-	B_ Negative LVDS differential data input. Channel O2 (odd)
6	B_RXO2+	B_ Positive LVDS differential data input. Channel O2 (odd)
7	GND	Ground
8	B_RXOC-	B_ Negative LVDS differential clock input. (odd)
9	B_RXOC+	B_ Positive LVDS differential clock input. (odd)
10	GND	Ground
11	B_RXO3-	B_ Negative LVDS differential data input. Channel O3(odd)
12	B_RXO3+	B_ Positive LVDS differential data input. Channel O3 (odd)
13	GND	Ground
14	B_RXE0-	B_ Negative LVDS differential data input. Channel E0 (even)
15	B_RXE0+	B_ Positive LVDS differential data input. Channel E0 (even)
16	B_RXE1-	B_ Negative LVDS differential data input. Channel E1 (even)
17	B_RXE1+	B_ Positive LVDS differential data input. Channel E1 (even)
18	B_RXE2-	B_ Negative LVDS differential data input. Channel E2 (even)
19	B_RXE2+	B_ Positive LVDS differential data input. Channel E2 (even)
20	GND	Ground
21	B_RXEC-	B_ Negative LVDS differential clock input. (even)
22	B_RXEC+	B_ Positive LVDS differential clock input. (even)
23	GND	Ground
24	B_RXE3-	B_ Negative LVDS differential data input. Channel E3 (even)
25	B_RXE3+	B_ Positive LVDS differential data input. Channel E3 (even)
26	GND	Ground
27	F_RXO0-	F_ Negative LVDS differential data input. Channel O0 (odd)
28	F_RXO0+	F_ Positive LVDS differential data input. Channel O0 (odd)
29	F_RXO1-	F_ Negative LVDS differential data input. Channel O1 (odd)
30	F_RXO1+	F_ Positive LVDS differential data input. Channel O1 (odd)
31	F_RXO2-	F_ Negative LVDS differential data input. Channel O2 (odd)
32	F_RXO2+	F_ Positive LVDS differential data input. Channel O2 (odd)
33	GND	Ground
34	F_RXOC-	F_ Negative LVDS differential clock input. (odd)
35	F_RXOC+	F_ Positive LVDS differential clock input. (odd)
36	GND	Ground
37	F_RXO3-	F_ Negative LVDS differential data input. Channel O3(odd)
38	F_RXO3+	F_ Positive LVDS differential data input. Channel O3 (odd)
39	GND	Ground
40	F_RXE0-	F_ Negative LVDS differential data input. Channel E0 (even)
41	F_RXE0+	F_ Positive LVDS differential data input. Channel E0 (even)
42	F_RXE1-	F_ Negative LVDS differential data input. Channel E1 (even)
43	F_RXE1+	F_ Positive LVDS differential data input. Channel E1 (even)
44	F_RXE2-	F_ Negative LVDS differential data input. Channel E2 (even)
45	F_RXE2+	F_ Positive LVDS differential data input. Channel E2 (even)
46	GND	Ground
47	F_RXEC-	F_ Negative LVDS differential clock input. (even)
48	F_RXEC+	F_ Positive LVDS differential clock input. (even)
49	GND	Ground
50	F_RXE3-	F_ Negative LVDS differential data input. Channel E3 (even)
51	F_RXE3+	F_ Positive LVDS differential data input. Channel E3 (even)



Approval

Note (1) Connector Part No.: JAE FI-RE51S-HF or equivalent.

Note (2) The first pixel is odd.

Note (3) Input signal of even and odd clock should be the same timing.

5.2 TFT LCD MODULE (POWER)

Pin	Name	Description
1	NC	Not connection, this pin should be open.
2	NC	Not connection, this pin should be open.
3	NC	Not connection, this pin should be open.
4	GND	Ground
5	GND	Ground
6	GND	Ground
7	GND	Ground
8	NC	Not connection, this pin should be open.
9	NC	Not connection, this pin should be open.
10	GND	Ground
11	Vcc	+5.0V power supply
12	Vcc	+5.0V power supply
13	Vcc	+5.0V power supply
14	Vcc	+5.0V power supply
15	Vcc	+5.0V power supply

5.3 LVDS DATA MAPPING TABLE


LVDS Channel O0	LVDS output	D7	D6	D4	D3	D2	D1	D0
LVD3 Channel O0	Data order	OG0	OR5	OR4	OR3	OR2	OR1	OR0
LVDS Channel O1	LVDS output	D18	D15	D14	D13	D12	D9	D8
LVD3 Channel O1	Data order	OB1	OB0	OG5	OG4	OG3	OG2	OG1
LVDS Channel O2	LVDS output	D26	D25	D24	D22	D21	D20	D19
LVD3 Channel 02	Data order	DE	NA	NA	OB5	OB4	OB3	OB2
LVDS Channel O3	LVDS output	D23	D17	D16	D11	D10	D5	D27
LVD3 Channel O3	Data order	NA	OB7	OB6	OG7	OG6	OR7	OR6
LVDS Channel E0	LVDS output	D7	D6	D4	D3	D2	D1	D0
LVD3 Channel EU	Data order	EG0	ER5	ER4	ER3	ER2	ER1	ER0
LVDS Channel E1	LVDS output	D18	D15	D14	D13	D12	D9	D8
LVD3 Channel E1	Data order	EB1	EB0	EG5	EG4	EG3	EG2	EG1
LVDS Channel E2	LVDS output	D26	D25	D24	D22	D21	D20	D19
LVD3 Channel E2	Data order	DE	NA	NA	EB5	EB4	EB3	EB2
LVDS Channel E3	LVDS output	D23	D17	D16	D11	D10	D5	D27
LVD3 Channel E3	Data order	NA	EB7	EB6	EG7	EG6	ER7	ER6



Approval

5.4 PIXEL FORMAT IMAGE

Screen Format





Approval

5.5 BACKLIGHT UNIT

Pin	Symbol	Description	Remark
1	HV	High Voltage	Pink
2	LV	Low Voltage	White
1	HV	High Voltage	Blue
2	LV	Low Voltage	Black

Note (1) Connector Part No.: YEONHO 35001HS-02L or equivalent

Note (2) User's connector Part No.: YEONHO 35001WR-02L or equivalent

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

												Da		Sigr											
	Color				Re				-					reer							Bl				I
	DII	R7	R6	R5	R4	R3	R2	R1	R0	G7		G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3			B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Green	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Dide	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


F_LVDS input : Left side (Front view)

B_LVDS input : Right side (Front view)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	Fc	26.5	59.6	73.5	MHz	-
LVDS Clock	Period	Tc	13.6	16.7	37.7	ns	
LVD3 Clock	High Time	Tch	•	4/7	-	Tc	-
	Low Time	Tcl	•	3/7	-	Tc	-
LVDS Data	Setup Time	Tlvs	600	ı	-	ps	-
LVD3 Data	Hold Time	Tlvh	600	-	-	ps	-
	Frame Rate	Fr	55	120	123	Hz	Tv=Tvd+Tvb
Vertical Active Display Term	Total	Tv	1060	1080	1195	Th	-
Vertical Active Display Terrii	Display	Tvd	1050	1050	1050	Th	-
	Blank	Tvb	Tv-Tvd	30	Tv-Tvd	Th	-
	Total	Th	455	460	500	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	420	420	420	Tc	-
	Blank	Thb	Th-Thd	40	Th-Thd	Tc	-

Note: (1) Because this module is operated by DE only mode, Hsync and Vsync input signals should be set to low logic level or ground. Otherwise, this module would operate abnormally.

INPUT SIGNAL TIMING DIAGRAM






Approval

6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should follow the conditions shown in the following diagram.



Timing Specifications:

0.5< t1	10 msec
0 < t2	50 msec
0 < t3	50 msec
t4	500 msec
t5	450 msec
t6	90 msec
5 t7	100 msec

Note.

- (1) The supply voltage of the external system for the module input should be the same as the definition of Vcc.
- (2) Please apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation of the LCD turns off, the display may, instantly, function abnormally.
- (3) In case of Vcc = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power on/off periods.
- (5) Interface signal shall not be kept at high impedance when the power is on.



Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS


Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V _{CC}	5.0	V			
Input Signal	According to typical v	alue in "3. ELECTRICAL	CHARACTERISTICS"			
Inverter Current	IL	7.0	mA			
Inverter Driving Frequency	FL	55	KHz			
Inverter	Darfon VK.13165.101					

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
	Red	Rx			0.649				
	Red	Ry			0.335				
	Green	Gx	θ_x =0°, θ_Y =0°		0.283				
Color	Green	Gy	CS-1000T	Тур –	0.605	Typ +		(4) (5)	
Chromaticity	Blue	Вх	R=G=B=255 Grayscale	0.03	0.151	0.03		(1), (5)	
	Dide	Ву	Olayscale		0.073				
	NA // . * /	Wx			0.313				
	White	Wy			0.329				
Center Luminan	ce of White	L _C		250	300		cd/m ²	(4), (5)	
Contrast Ratio		CR		700	1000		-	(2), (6)	
Response Time		T _R	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		1.3	2.2	ms	(3)	
Response Time		T_F	$\theta_X=0$, $\theta_Y=0$		3.7	5.8	ms	(3)	
White Variation		δW	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		1.3	1.42	-	(5), (6)	
Viewing Angle	Horizontol	θ_x +		75	85				
	Horizontal	θ _x -	CR>10	75	85		Dog	(1), (5)	
	Vertical	θ _Y +	UK>1U	70	80		Deg.		
	vertical	θ _Y -		70	80				

Note (1) Definition of Viewing Angle $(\theta x, \theta y)$:





Approval

Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point

 $L_{C} = L(5)$


L (x) is corresponding to the luminance of the point X at Figure in Note (6).

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Approval



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 9 points

 $\delta W = Maximum [L (1) \sim L (9)] / Minimum [L (1) \sim L (9)]$





Approval

8. PACKAGING

8.1 PACKING SPECIFICATIONS

(1) 8 LCD modules / 1 Box

(2) Box dimensions: 570(L) X 300 (W) X 430 (H) mm

(3) Weight: 23.37 Kg (8 modules per box)

8.2 PACKING METHOD

(1) Carton Packing should have no failure in the following reliability test items.

Test Item	Test Conditions	Note
	ISTA STANDARD	
	Random, Frequency Range: 1 – 200 Hz	
Vibration	Top & Bottom: 30 minutes (+Z), 10 min (-Z),	Non Operation
	Right & Left: 10 minutes (X)	
	Back & Forth 10 minutes (Y)	
Dropping Test	1 Angle, 3 Edge, 6 Face, 46cm	Non Operation




Figure. 8-1 Packing method




Approval

For ocean transportation

Sea / Land Transportation (40ft HQ Container)








Figure. 8-2 Packing method

For air transportation

Air Transportation




Figure. 8-3 Packing method



Approval

9. DEFINITION OF LABELS

9.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: M220Z1-L09

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.

(c) CMO barcode definition:

Serial ID: XX-XX-X-XX-YMD-L-NNNN

Code	Meaning	Description
XX	CMO internal use	-
XX	Revision	Cover all the change
Х	CMO internal use	-
XX	CMO internal use	-
	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4
YMD		Month: 1~12=1, 2, 3, ~, 9, A, B, C
		Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, W, X, Y, exclude I, O, and U.
L	Product line #	Line 1=1, Line 2=2, Line 3=3,
NNNN	Serial number	Manufacturing sequence of product

(d) Customer's barcode definition:

Serial ID: CM-22Z19-X-X-X-X-L-XX-L-YMD-NNNN

Code	Meaning	Description
CM	Supplier code	CMO=CM
22Z19	Model number	M220Z1-L09=22Z19
X	Revision code	C1=1, C2=2,
Х	Source driver IC code	Century=1, CLL=2, Demos=3, Epson=4, Fujitsu=5, Himax=6, Hitachi=7, Hynix=8, LDI=9, Matsushita=A, NEC=B, Novatec=C,
Х	Gate driver IC code	OKI=D, Philips=E, Renasas=F, Samsung=G, Sanyo=H, Sharp=I, TI=J, Topro=K, Toshiba=L, Windbond=M
XX	Cell location	Tainan, Taiwan=TN
L	Cell line #	1~12=0~C
XX	Module location	Tainan, Taiwan=TN; Ningbo China=NP
L	Module line #	1~12=0~C
YMD	Year, month, day	Year: 2001=1, 2002=2, 2003=3, 2004=4 Month: 1~12=1, 2, 3, ~, 9, A, B, C Day: 1~31=1, 2, 3, ~, 9, A, B, C, ~, T, U, V
NNNN	Serial number	By LCD supplier

(e) FAB ID(UL Factory ID):

Region	Factory ID
TWCMO	GEMN
NBCMO	LEOO
NBCME	CANO
NHCMO	CAPG



Approval

10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

10.3 OTHER

(1) When fixed patterns are displayed for a long time, remnant image is likely to occur.

