

(V) Preliminary Specifications() Final Specifications

Module	11.6"(11.57") HD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B116XTN02.3 (H/W:3A)			
Note (🗭)	LED Backlight with driving circuit design			

Customer	Date
Checked & Approved by	Date
Note: This Specification without notice.	is subject to change

Approved by	Date			
<u>Kay Liu</u>	10/28/2014			
Prepared by	Date			
<u>Huiwenhuang</u>	10/28/2014			
NBBU Marketing Division AU Optronics corporation				



Contents

1. Handling Precaution	ons	4
2. General Description	on	5
2.1 General Specification		5
2.2 Optical Characteristics		6
3. Functional Block D	Diagram	11
4. Absolute Maximun	n Ratings	13
4.1 Absolute Ratings of TFT I	LCD Module	13
4.2 Absolute Ratings of Enviro	onment	13
5. Electrical Characte	eristics	14
5.1 TFT LCD Module		14
5.2 Backlight Unit		17
6. Signal Interface C	haracteristic	18
6.2 Integration Interface Requ	iirement	19
6.3 Interface Timing		20
6.4 Power ON/OFF Sequence		21
7. Panel Reliability To	est	24
_		
7.2 Shock Test		24
7.3 Reliability Test		24
8. Mechanical Charac	cteristics	25
8.1 LCM Outline Dimension		25
9. Shipping and Pack	age	27
	-	
· ·	etizing Sequence	
10. Appendix: EDID I		



Record of Revision

Ve	Version and Date Page Old description		Old description	New Description	Remark
0.1	2014/6/30	All	First Edition for Customer		



Product Specification

AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B116XTN02.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B116XTN02.3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	293.8				
Active Area	[mm]	256.13 X 144	.0			
Pixels H x V		1366x3(RGB)	x 768			
Pixel Pitch	[mm]	0.1875 x 0.18	75			
Pixel Format		R.G.B. Vertica	al Stripe			
Display Mode		Normally Whi	te			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	220 typ. (5 points average)				
Luminance Uniformity		1.6 max. (13 p	points)			
Contrast Ratio		400 typ (Tenta	ative)			
Response Time	[ms]	8 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	2.65				
Weight	[Grams]	210 max.				
	[mm]		Min.	Тур.	Max.	
Physical Size		Length	267.5	268.0	268.5	
Include bracket		Width 172.48 172.98 173.48 (with bracket)				
		Thickness 3.0				
Electrical Interface		1 lane eDP				
Glass Thickness	[mm]	0.4				
Surface Treatment		Glare, Hardne	ess 3H,			




Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics The optical characteristics are measured under stable conditions at 25 $^{\circ}$ C (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	185	220	-	cd/m ²	1, 4, 5.
		heta R	Horizontal (Right)	40	45	-		
Viewing A	nale	<i>θ</i> L	CR = 10 (Left)	40	45	-	degree	4.0
Violening A	igio	ф н	Vertical (Upper)	10	15	-		4, 9
		φ _L	CR = 10 (Lower)	30	35	-		
Luminan Uniformi		δ 5P	5 Points	-	-	1.25		1, 3, 4
	Luminance Uniformity		13 Points	-	-	1.6		2, 3, 4
Contrast R	Contrast Ratio			-	400	-		4, 6
Cross ta	Cross talk					4		4, 7
			Rising	-		-		
Response 7	Time	T _f	Falling	-		-	msec	4, 8
		T _{RT}	Rising + Falling	-	8	16		
	Red	Rx			TBD			
	Hea	Ry			TBD			
Oalaw (Green	Gx			TBD			
Color / Chromaticity	Cir Con	Gy			TBD			
Coodinates	Blue	Bx	CIE 1931		TBD		-	4
	Blue	Ву			TBD			
	White	Wx		0.283	0.313	0.343		
vvnite		Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.





Note 5: Definition of Average Luminance of Center of the screen

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




Product Specification

AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Product Specification

AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin one channel Module









Product Specification

AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


	<u> </u>				
Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.7	[Watt]	Note 1
IDD	IDD Current	-	-	242	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Note 2: Measure Condition






Vin rising time


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:






	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	120		1320	mV

Follow as VESA display port standard V1.2

Display Port AUX_CH signal:

AUX-



Follow as VESA display port standard V1.2

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		3.6	V

Follow as VESA display port standard V1.2



Product Specification

AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.95	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2 I _F =20 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10 K	Hz	
PWM Duty Ratio	Duty	1		100	%	

Note:

- 1. DO not guarantee the cable loss.
- 2. If the PWM duty ratio (min) is set between 5% to 1%,the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5 % range check your Polarizer type.

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					136	56
1st Line	R G B	R G B		R G	В	R C	B
	1	•	ı	•		ı	
	'					,	
	•	•	•	•		,	'
						,	'
	•	•	•	•		,	'
			•	:		,	'
	1	1		•		ļ	
	'	,	1	,			
768th Line	R G B	R G B		R G	В	R	В

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.


These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	(I-PEX)
Type / Part Number	I-PEX 20455-030E-12
Mating Housing/Part Number	I-PEX 20453-030T-11

6.2.2 Pin Assignment

Signal Name	Signal Name	Pin	Signal Name	Signal Name
DCR_EN_IN	DCR_EN(NC)	16	LCD_GND	LCD logic and driver ground
H_GND	High Speed Ground	17	HPD	HPD signale pin
NC	No Connect	18	BL_GND	Backlight ground
NC	No Connect	19	BL_GND	Backlight ground
H_GND	High Speed Ground	20	BL_GND	Backlight ground
Lane0_N	Comp Signal Link Lane 0	21	BL_GND	Backlight ground
Lane0_P	True Signal Link Lane 0	22	BL_Enable	Backlight On / Off
H_GND	High Speed Ground	23	BL_PWM_DIM	System PWM signal Input
AUX_CH_P	True Signal Auxiliary Ch.	24	NC	Reserved for LCD manufacture's use
AUX_CH_N	Comp Signal Auxiliary Ch.	25	NC	Reserved for LCD manufacture's use
H_GND	High Speed Ground	26	BL_PWR	Backlight power
LCD_VCC	LCD logic and driver power	27	BL_PWR	Backlight power
LCD_VCC	LCD logic and driver power	28	BL_PWR	Backlight power
LCD_Self_Test	LCD Panel Self Test Enable	29	BL_PWR	Backlight power
LCD_GND	LCD logic and driver ground	30	CM_EN_IN	CM_EN(NC)
	DCR_EN_IN H_GND NC NC H_GND Lane0_N Lane0_P H_GND AUX_CH_P AUX_CH_N H_GND LCD_VCC LCD_VCC LCD_Self_Test	DCR_EN_IN DCR_EN(NC) H_GND High Speed Ground NC No Connect NC No Connect H_GND High Speed Ground Lane0_N Comp Signal Link Lane 0 Lane0_P True Signal Link Lane 0 H_GND High Speed Ground AUX_CH_P True Signal Auxiliary Ch. AUX_CH_N Comp Signal Auxiliary Ch. H_GND High Speed Ground LCD_VCC LCD logic and driver power LCD_VCC LCD logic and driver power LCD_Self_Test LCD Panel Self Test Enable	DCR_EN_IN DCR_EN(NC) 16 H_GND High Speed Ground 17 NC No Connect 18 NC No Connect 19 H_GND High Speed Ground 20 Lane0_N Comp Signal Link Lane 0 21 Lane0_P True Signal Link Lane 0 22 H_GND High Speed Ground 23 AUX_CH_P True Signal Auxiliary Ch. 24 AUX_CH_N Comp Signal Auxiliary Ch. 25 H_GND High Speed Ground 26 LCD_VCC LCD logic and driver power 27 LCD_VCC LCD logic and driver power 28 LCD_Self_Test LCD Panel Self Test Enable 29	DCR_EN_IN DCR_EN(NC) 16 LCD_GND H_GND High Speed Ground 17 HPD NC No Connect 18 BL_GND NC No Connect 19 BL_GND H_GND High Speed Ground 20 BL_GND Lane0_N Comp Signal Link Lane 0 21 BL_GND Lane0_P True Signal Link Lane 0 22 BL_Enable H_GND High Speed Ground 23 BL_PWM_DIM AUX_CH_P True Signal Auxiliary Ch. 24 NC AUX_CH_N Comp Signal Auxiliary Ch. 25 NC H_GND High Speed Ground 26 BL_PWR LCD_VCC LCD logic and driver power 27 BL_PWR LCD_VCC LCD logic and driver power 28 BL_PWR LCD_Self_Test LCD Panel Self Test Enable 29 BL_PWR

eDP is a differential signal technology for LCD interface and high speed data transfer device.



Note1: Input signals shall be low or High-impedance state when VDD is off.



Timing Characteristics


Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parar	Parameter		Min.	Тур.	Max.	Unit
Frame Rate		-		60	-	Hz
Clock frequency		1/ T _{Clock}	66.4	TBD	80	MHz
	Period	T _V	776	TBD	1000	
Vertical	Active	T _{VD}		768		T_{Line}
Section	Blanking	T _{VB}	8	TBD	232	
	Period	T _H	1426	TBD	2000	
Horizontal	Active	T _{HD}		1366		T_{Clock}
Section	Blanking	T HB	60	TBD	634	

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX CH transaction only




Display Port panel power sequence timing parameter:

Timing	Departution	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

- Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
 - -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
 - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT_{PW/M}*

*T_{PWM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

8. Mechanical Characteristics

8.1 LCM Outline Dimension



9. Shipping and Package

9.1 Shipping Label Format


Shipping label:




Carton label: TBD

9.2 Carton Package

The outside dimension of carton is $553(L)mm^* \ 275(W)mm^* \ 379(H)mm$



9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

Iress EX	FUNCTION	Value HEX	Value BIN	Value DEC	Note
90 91	Header	00 FF	00000000	0 255	
02 03		FF FF	11111111	255 255	
04		FF FF	11111111	255 255	
06 07		FF 00	11111111	255 0	
98	EISA Manuf. Code LSB Compressed ASCII	06 AF	00000110 10101111	6 175	
DA DB	Product Code hex, LSB first	5C 23	01011100	92 35	
С	32-bit ser #	00	00000000	0	
)E		00	00000000	0	
)F 10	Week of manufacture	00	00000000	1	
11 12	Year of manufacture EDID Structure Ver.	18 01	00011000 00000001	24 1	
13 14	EDID revision # Video input def. (digital VP, non-TMDS, CRGB)	04 95	00000100 10010101	149	
15 16	Max H image size (rounded to cm) Max V image size (rounded to cm)	1A 0E	00011010	26 14	
17 18	Display Gamma (=(gamma*100)-100) Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	78 02	01111000 00000010	120	
19 IA	Red/green low bits (Lower 2:2:2:2 bits) Blue/white low bits (Lower 2:2:2:2 bits)	6B F5	01101011 11110101	107 245	
IB IC	Red x (Upper 8 bits) Red y/ highER 8 bits	91 55	10010001 01010101	145 85	
ID IE	Green x Green y	54 91	01010100 10010001	84 145	
1F 20	Blue x Blue y	27 22	00100111	39 34	
21	White x White y	50 54	01010000	80	
23	Established timing 1 Established timing 2	00	00000000	0	
25 26	Established timing 3 Standard timing #1	00	00000000	0	
27		01	00000001	1 1	
28 29 2A	Standard timing #2	01 01 01	00000001 00000001	1 1	
≥B	Standard timing #3	01	00000001	1	
5D 5C	Standard timing #4	01	00000001 00000001	1	
2E 2F	Standard timing #5	01 01	00000001 00000001	1	
30 31	Standard timing #6	01 01	00000001 00000001	1	
32 33	Standard timing #7	01 01	00000001 00000001	1	
34 35	Standard timing #8	01 01	00000001 00000001	1	
36 37	Pixel Clock/10000 LSB Pixel Clock/10000 USB	CE 1D	11001110 00011101	206 29	
38 39	Horz active Lower 8bits Horz blanking Lower 8bits	56 E2	01010110 11100010	86 226	
BA BB	HorzAct:HorzBlnk Upper 4:4 bits Vertical Active Lower 8bits	50 00	01010000	80	
BC BD	Vertical Blanking Lower 8 bits Vert Act : Vertical Blanking (upper 4:4 bit)	1E 30	00011110	30 48	
3E 3F	HorzSync. Offset HorzSync.Width	26 16	00100110 00010110	38 22	
40 41	VertSync.Offset : VertSync.Width Horz‖ Sync Offset/Width Upper 2bits	36	00110110	54	
12	Horizontal Image Size Lower 8bits Vertical Image Size Lower 8bits	00	00000000	0	
43 44	Horizontal & Vertical Image Size (upper 4:4 bits)	90	10010000	144	
45 46	Horizontal Border (zero for internal LCD) Vertical Border (zero for internal LCD)	00	00000000	0	
47 48	Signal (non-intr, norm, no stero, sep sync, neg pol) Detailed timing/monitor	18 00	00011000	24 0	
19 IA	descriptor #2	00	00000000	0	
IC IB		0F 00	00001111	15 0	
ID IE		00	00000000	0	
4F 50		00	00000000	0	
51 52		00	00000000	0	
53 54		00	00000000	0	
55 56		00	00000000	0	
57 58		00	00000000	0	
59 5A	Detailed timing/monitor	20 00	00100000	32 0	
5B 5C	descriptor #3	00	00000000	0	
5D 5E		FE 00	11111110	254 0	
5F 60	Manufacture Manufacture	41 55	01000001	65 85	A U
61 62	Manufacture	4F 0A	01001111	79 10	0
63 64		20 20	00100000	32 32	
3 5		20	00100000	32	
66 67		20	00100000	32 32	
58 59		20	00100000	32 32	
SA SB		20 20	00100000	32 32	
BC BD	Detailed timing/monitor descriptor #4	00	00000000	0	
SE SF		00 FE	00000000 11111110	0 254	
70 71	Manufacture P/N	00 42	00000000	0 66	В
72 73	Manufacture P/N Manufacture P/N	31 31	00110001 00110001	49 49	1 1
74 75	Manufacture P/N Manufacture P/N	36 58	00110110	54 88	6 ×
76 77	Manufacture P/N	54 4E	0101100	84 78	^
78	Manufacture P/N Manufacture P/N	30	00110000	48	0
79 7A	Manufacture P/N Manufacture P/N	32 2E	00110010	50 46	
7B 7C	Manufacture P/N	20 20	00110011	51 32	3
7D 7E	Extension Flag	0A 00	00001010	10 0	
7F	Checksum	6F	01101111	111	