

- ( ) Preliminary Specifications
- $(\checkmark)$  Final Specifications

Module	15.6"FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B156HAN01.2 (H/W: 2A)
Note ( ♠ )	LED Backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification is change without notice.	s subject to

Approved by	Date			
<u>Buffy Chen</u>	03/22/2013			
Prepared by	Date			
<u>Tina GT Lin</u>	03/21/2013			
DMPBU Marketing Division AU Optronics corporation				



# **Contents**

1.	. Handling Precautions	. 4
2.	General Description	. 5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	Functional Block Diagram	6
	Absolute Maximum Ratings	
	4.1 Absolute Ratings of TFT LCD Module	6
	4.2 Absolute Ratings of Environment	6
5.	Electrical Characteristics	6
	5.1 TFT LCD Module	6
	5.2 Backlight Unit	6
6.	Signal Interface Characteristic	
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	
	6.3 Interface Timing	
	6.4 Power On Sequence	6
7.	Panel Reliability Test	6
	7.1 Vibration Test	
	7.2 Shock Test	6
	7.3 Reliability Test	6
8.	Mechanical Characteristics	6
	8.1 LCM Outline Dimension	6
9.	. Shipping and Package	6
	9.1 Shipping Label Format	
	9.2 Carton Package	
	9.3 Shipping Package of Palletizing Sequence	
10		6



# **Record of Revision**

Vei	rsion and Date	Page	Old description	New Description	Remark
0.1	2013/01/31	All	First Edition for Customer		
0.2	2013/02/07	29-31	Non P-step EDID		
1.0	2013/03/21	All	Final Edition for Customer		



AU OPTRONICS CORPORATION

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

## 2. General Description

B156HAN01.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B156HAN01.2 is designed for a display unit of notebook style personal computer and industrial machine.

## 2.1 General Specification

Items	Unit	Specifications			
Screen Diagonal	[mm]	394.9			
Active Area	[mm]	344.16 x 193.	59		
Pixels H x V		1920 x 3(RGB) x 1080			
Pixel Pitch	[mm]	0.17925 x 0.1	7925		
Pixel Format		R.G.B. Vertic	al Stripe		
Display Mode		Normally Bla	ck		
White Luminance (ILED = 20mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 points average) 255 min. (5 points average)			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		700 typ			
Response Time	[ms]	25 typ			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption	[Watt]	5.6max. (Inc	lude Logic a	ınd Blu pow	ver)
Weight	[Grams]	380 max.			
	[mm]		Min.	Тур.	Max.
Physical Size		Length	359.0	359.5	360.0
Include bracket		Width	223.3	223.8	224.3
		Thickness			3.2
Electrical Interface		2 lane eDP			
Glass Thickness	[mm]	0.3			
Surface Treatment		Anti-Glare			
Support Color		262K colors (	RGB 6-bit )		
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60			
RoHS Compliance		RoHS Comp	iance		

Note: Contrast ratio measured in the center of screen



# 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at  $25^{\circ}$ C (Room Temperature):

Item	<i></i>	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumino			5 points average	255	300		cd/m²	1, 4, 5.
Viewing Angle		$\Theta_{R}$		80	85			
		θι	CR = 10 (Left)	80	85		degre	4.0
		Ψн	Vertical (Upper)	80	85		е	4, 9
		Ψι	CR = 10 (Lower)	80	85			
Luminance Uniformity		δ <sub>5P</sub>	5 Points			1.25		1, 3, 4
Luminance Uniformity		δ <sub>13P</sub>	13 Points			1.60		2, 3, 4
Contrast Ratio		CR			700	_		4, 6
Cross talk		%				4		4, 7
Response Time		$T_{RT}$	Rising + Falling		25		msec	4, 8
	Red	Rx		0.61	0.64	0.67		
	KCG	Ry		0.30	0.33	0.36		
	Green	Gx		0.29	0.32	0.35		
Color / Chromaticity	Oreen	Gy		0.57	0.60	0.63		
Coordinates	B.	Bx	CIE 1931	0.12	0.15	0.18		4
	Blue	Ву		0.03	0.06	0.09		
	) A / I= * I .	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		_	72	_		


Note: Contrast ratio measured in the center of screen



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


c	_	Maximum Brightness of five points
δw5		Minimum Brightness of five points
c	_	Maximum Brightness of thirteen points
<b>δ</b> w13	_	Minimum Brightness of thirteen points



### AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$  Y<sub>L</sub> = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

 $Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




## AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






### AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin one channel Module





### AU OPTRONICS CORPORATION

## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

## 4.2 Absolute Ratings of Environment


	. 9				
ltem	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



### 5. Electrical Characteristics

# 5.1 TFT LCD Module

### 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	1.3	[Watt]	Note 1/2
IDD	IDD Current	-	-	434	[mA]	Note 1/2
IRush	Inrush Current	-	•	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

### Display Port main link signal:




	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		٧		
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	m۷		

Follow as VESA display port standard V1.1a.



# Display Port AUX\_CH signal:



	Display port AUX_CH								
		Min	Тур	Max	unit				
VCM	AUX DC Common Mode Voltage		0		V				
	AUX Peak-to-peak Voltage at a receiving								
$VDiff_{P-P}$	Device	0.4	0.6	8.0	V				

Follow as VESA display port standard V1.1a.

### Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a



### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	4.3	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I⊧=20mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.3.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6	12.0	21.0	[Volt]	
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Define
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Define as Connector Interface
PWM Input Frequency	FPWM	200	1K	10K	Hz	(Ta=25°C)
PWM Duty Ratio	Duty	5		100	%	



# 6. Signal Interface Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									19	920	)
1st Line	R	G		R	G	В		R	G	В	R	G	В
		•			•		•		•			•	
												:	
							•						
		•			•		•		•			•	
												:	
1080 th Line	R	G	В	R	G	В		R	G	В	R	G	В
		_		_				_					



# **6.2 Integration Interface Requirement**

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	I-PEX 20455-030E-12 or Compatible
Mating Housing/Part Number	I-PEX 20453-030T or Compatible


### 6.2.2 Pin Assignment

**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.

PIN#	Signal Name	Description
1	NC	NC
2	GND	Ground
3	Lane1_N	Complement signal link lane 1
4	Lane1_P	True signal link lane1
5	GND	Ground
6	Lane0_N	Complement signal link lane0
7	Lane0_P	True signal link lane0
8	GND	Ground
9	AUX_CH_P	True signal Auxiliary Channel
10	AUX_CH_N	Complement signal Auxiliary Channel
11	GND	Ground
12	LCD_VCC	Logic power
13	LCD_VCC	Logic power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	GND	Ground
16	GND	Ground
17	HPD_IN	HPD Signal in
18	LED_GND	Ground
19	LED_GND	Ground
20	LED_GND	Ground
21	LED_GND	Ground




-		
22	BL_Enable	LED Enable
23	BL_PWM	LED PWM
24	NC	AUO fab use
25	NC	AUO fab use
26	V_LED	LED Anode
27	V_LED	LED Anode
28	V_LED	LED Anode
29	V_LED	LED Anode
30	NC	NC



Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off,



internal circuit of eDP inputs are as following.



AU OPTRONICS CORPORATION

# 6.3 Interface Timing

## **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	-	60	-	Hz
Clock frequency		1/Tclock	132	141.4	149.1	MHz
	Period	T <sub>V</sub>	1084	1110	1080+A	
Vertical	Active	T <sub>VD</sub>			<b>T</b> Line	
Section	Blanking	<b>T</b> ∨B	4	30	А	
	Period	T <sub>H</sub>	2000	2080	1920+B	
Horizontal	Active	T <sub>HD</sub>		1920		<b>T</b> Clock
Section	Blanking	<b>T</b> HB	80	160	В	

Note 1: The above is as optimized setting


**Note 2:** The maximum clock frequency = (1920+B)\*(1080+A)\*60<149.1MHz

Note 3: Clock frequency number is for reference, real setting value refer to EDID

# 6.4 Power On Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.

### Display Port panel power sequence:




.....

Display port interface power up/down sequence, normal system operation



### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only

## Display Port panel power sequence timing parameter:

Timing	Departution	Dond by		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			




### AU OPTRONICS CORPORATION

- Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
  - -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
  - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% VLED Low 10%	
--	------------------	--

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	-
T16	10	_
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

<sup>\*</sup>T<sub>PWM</sub>= 1/PWM Frequency



AU OPTRONICS CORPORATION

## 7. Panel Reliability Test

### 7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

# 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C , 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.


No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension
- 8.1.1 Standard Front View




B156HAN01.2 Document Version: 1.0 25 of 31



AU OPTRONICS CORPORATION

### 8.1.2 Standard Back View



B156HAN01.2 Document Version: 1.0 26 of



- 9. Shipping and Package
- 9.1 Shipping Label Format



Manufactured YY / WW Model No: B156HAN01.2 **AU Optronics** MADE IN CHINA (S01)

C 队 US E204356






H/W: 2A F/W:1






# 9.2 Carton Package



# 9.3 Shipping Package of Palletizing Sequence





# 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	12	00010010	18	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	06	00000110	6	
1 <b>A</b>	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	97	10010111	151	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	53	01010011	83	
1E	Green y	94	10010100	148	
1F	Blue x	26	00100110	38	
20	Blue y	1C	00011100	28	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	<u> </u>
26	Standard timing #1	01	0000001	1	
27	<u> </u>	01	00000001	1	
28	Standard timing #2	01	00000001	1	
29		01	00000001	1	



	AU OF THOMES CONFORM	İ		,	
2A	Standard timing #3	01	00000001	1	
2B	0. 1.1:	01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	0. 1.1.1.1.10	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	Other devidence #7	01	00000001	1	
32	Standard timing #7	01	00000001	1	
33 34	Chandard timing #0	01	00000001	1	
35	Standard timing #8	01	00000001 00000001	1	
36	Pixel Clock/10000 LSB	3C		60	
37	Pixel Clock/10000 USB	37	00111100	55	
38	Horz active Lower 8bits		00110111		
39	Horz blanking Lower 8bits	80 C0	10000000 11000000	128 192	
39 3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	20	00100000	32	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	0100000	64	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	64	01100100	100	
40	VertSync.Offset : VertSync.Width	8E	10001110	142	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	



59		20	00100000	32	
5 <b>A</b>	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	41	01000001	65	Α
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	31	00110001	49	1
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	32	00110010	50	2
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	95	10010101	149	