(˘) **Preliminary Specification**

(   ) **Final Specification**

Module	32.0" Color TFT-LCD
Model Name	M320DVN01.0

Customer	Date

Approved by

Approved by	Date
Howard Lee	Oct 7, 2013

Prepared by	Date
Hannie Yeh	Oct 7, 2013

Note: This Specification is subject to change without notice.

AU Optronics corporation

Contents

Record of Revision

Version	Date	Page	Old description	New Description	Remark
0.1	2013/7/2	All	First version release	-	
0.2	2013/10/7	12	TFT-LCD connector vendor: JAE, Starconn, P-two	Remove Starconn connector	
		28	Original center reinforced rib was 211.28mm	Modify center reinforced rib to be 178.28mm	
		30		4.3.2 Add Note 4-6 *Note 4-6:* AUO strongly recommend "Analog Dimming" method for backlight brightness control for Wavy Noise Free. Otherwise, recommend that Dimming Control (PWM Signal) should be synchronized with Frame Frequency.	
		31	Drop test: Height: 60 cm, package test	Cancel drop test item	
		33		Same as page 28. modify reinforced rib to be 178.28mm	

1 Handling Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.

2) Be sure to turn off power supply when inserting or disconnecting from input connector.

3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.

4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.

5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.

6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.

7) Do not open or modify the Module Assembly.

8) Do not press the reflector sheet at the back of the module to any directions.

9) In case a TFT-LCD Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lightbar edge. Otherwise the TFT-LCD Module may be damaged.

10) Insert or pull out the interface connector, be sure not to rotate nor tilt it of the TFT-LCD Module.

11) Do not twist nor bend the TFT -LCD Module even momentary. It should be taken into consideration that no bending/twisting forces are applied to the TFT-LCD Module from outside. Otherwise the TFT-LCD Module may be damaged.

12) Please avoid touching COF position while you are doing mechanical design.

13) When storing modules as spares for a long time, the following precaution is necessary:
Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5□ and 35□ at normal humidity.

2 General Description

This specification applies to the 32.0 inch wide Color a-Si TFT-LCD Module M320DVN01.0. The display supports the QHD - 2560(H) x 1440(V) screen format and 1.07B colors (10bits RGB input). The input interface is 4-channel LVDS and this module doesn't contain an driver board for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25☐ condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	812.8 (32.0")
Active Area	[mm]	708.4 (H) x 398.5 (V)
Pixels H x V	-	2560(x3) x 1440
Pixel Pitch	[um]	276.75 (per one triad) × 276.75
Pixel Arrangement	-	R.G.B. Vertical Stripe
Display Mode	-	VA Mode, Normally Black
White Luminance (Center)	[cd/m^2]	300 (Typ.)
Contrast Ratio	-	3000 (Typ.)
Response Time	[msec]	12 (Typ., on/off)
Power Consumption (LCD Module + Backligh unit)	[Watt]	41.3 (Typ.) LCD module : PDD (Typ.)=9.36 @ white pattern, 60Hz, 12V Backlight unit : PBLU (Typ.) =31.94 @Is=110mA
Weight	[Grams]	5,080
Outline Dimension	[mm]	727.88 (H) x 422.07 (V) × 15.1 (D) Typ.
Electrical Interface	-	4-channel LVDS
Support Color	-	1.07B colors
Surface Treatment	-	Anti-Glare, 3H
Temperature Range 　Operating 　Storage (Shipping)	[^{o}C] [^{o}C]	0 to +50 -20 to +60
RoHS Compliance	-	RoHS Compliance
TCO Compliance	-	TCO 6.0 Compliance

2.2 Absolute Maximum Rating of Environment

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min.	Max.	Unit	Remark
TOP	Operating Temperature	0	+50	[$^{\circ}$C]	*Note 2-1*
TGS	Glass surface temperature (operation)	0	+65	[$^{\circ}$C]	*Note 2-1* *Function judged only*
HOP	Operation Humidity	5	90	[%RH]	*Note 2-1*
TST	Storage Temperature	-20	+60	[$^{\circ}$C]	
HST	Storage Humidity	5	90	[%RH]	

Note 2-1: Temperature and relative humidity range are shown as the below figure.

1. 90% RH Max (Ta $\leqq$ 39℃)
2. Max wet-bulb temperature at 39℃ or less. (Ta $\leqq$ 39℃)
3. No condensation

Operating Range   XXXXX   Storage Range   XXXXX + \\\\\

2.3 Optical Characteristics

The optical characteristics are measured on the following test condition.

Test Condition:

1. Equipment setup: Please refer to *Note 2-2*.

2. Panel Lighting time: 30 minutes

3. VDD=12.0V, Fv=60Hz, Is=110mA,Ta=25□

| Symbol	Description		Min.	Typ.	Max.	Unit	Remark
L_W	White Luminance (Center of screen)		240	300	-	[cd/m2]	*Note 2-2* *By SR-3*
L_{uni}	Luminance Uniformity (9 points)		75	80	-	[%]	*Note 2-3* *By SR-3*
CR	Contrast Ratio (Center of screen)		1800	3000	-	-	*Note 2-4* *By SR-3*
θ_R	Horizontal Viewing Angle (CR=10)	Right	75	89	-	[degree]	*Note 2-5* *By SR-3*
θ_L		Left	75	89	-		
Φ_H	Vertical Viewing Angle (CR=10)	Up	75	89	-		
Φ_L		Down	75	89	-		
θ_R	Horizontal Viewing Angle (CR=5)	Right	75	89	-		
θ_L		Left	75	89	-		
Φ_H	Vertical Viewing Angle (CR=5)	Up	75	89	-		
Φ_L		Down	75	89	-		
T_R	Response Time	Rising Time	-	7	-	[msec]	*Note 2-6* *By TRD-100*
T_F		Falling Time	-	5	-		
-		Rising + Falling	-	12	-		
R_x	Color Coordinates (CIE 1931)	Red x	0.624	0.654	0.684	-	*By SR-3*
R_y		Red y	0.303	0.333	0.363		
G_x		Green x	0.275	0.305	0.335		
G_y		Green y	0.596	0.626	0.656		
B_x		Blue x	0.116	0.146	0.176		
B_y		Blue y	0.017	0.047	0.077		
W_x		White x	0.283	0.313	0.343		
W_y		White y	0.299	0.329	0.359		
CT	Crosstalk		-	-	1.5	[%]	*Note 2-7* *By SR-3*
F_{dB}	Flicker (Center of screen)		-	-	-20	[dB]	*Note 2-8* *By SR-3*

Note 2-2: Equipment setup :

Photo detector (SR-3, TRD-100)

Measured distance (50cm)

LCD Panel   TFT-LCD Module

Center of the screen

Note 2-3: Luminance Uniformity Measurement

Definition:

$$\text{Luminance Uniformity} = \frac{\text{Minimum Luminance of 9 Points (P1 ~ P9)}}{\text{Maximum Luminance of 9 Points (P1 ~ P9)}}$$

a.Test pattern: White Pattern

Note 2-4: Contrast Ratio Measurement

Definition:

$$\text{Contrast Ratio} = \frac{\text{Luminance of White pattern}}{\text{Luminance of Black pattern}}$$

a. Measured position: Center of screen (P5) & perpendicular to the screen (θ=Φ=0°)

Note 2-5: Viewing angle measurement

Definition: The angle at which the contrast ratio is greater than 10 & 5 .

a. Horizontal view angle: Divide to left & right (θ_L & θ_R)
   Vertical view angle: Divide to up & down (Φ_H &Φ_L)

Note 2-6: Response time measurement

The output signals of photo detector are measured when the input signals are changed from "Black" to "White" (rising time, T_R), and from "White" to "Black" (falling time, T_F), respectively. The response time is interval between the 10% and 90% of optical response. (*Black & White color definition: Please refer section 3.4.3*)

Note 2-7: Crosstalk measurement

Definition:

$CT = Max. (CT_H, CT_V);$

Where

a. Maximum Horizontal Crosstalk :

$CT_H = Max. (| Y_{BL} - Y_{AL} | / Y_{AL} \times 100 \%, | Y_{BR} - Y_{AR} | / Y_{AR} \times 100 \%);$

Maximum Vertical Crosstalk:

$CT_V = Max. (| Y_{BU} - Y_{AU} | / Y_{AU} \times 100 \%, | Y_{BD} - Y_{AD} | / Y_{AD} \times 100 \%);$

b. $Y_{AU}, Y_{AD}, Y_{AL}, Y_{AR}$ = Luminance of measured location without Black pattern

$Y_{BU}, Y_{BD}, Y_{BL}, Y_{BR}$ = Luminance of measured location with Black pattern

Note 2-8: Flicker measurement

a. Test pattern: It is listed as following.

Gray level = L0

Gray level = L511

R: Red, G: Green, B:Blue

b. Measured position: Center of screen (P5) & perpendicular to the screen (θ=Φ=0°)

3 TFT-LCD Module

3.1 Block Diagram

The following shows the block diagram of the 32.0 inch Color TFT-LCD Module.

3.2 Interface Connection

3.2.1 Connector Type

TFT-LCD Connector (CNT1)	Manufacturer	JAE	P-TWO
	Part Number	FI-RE51S-HF	187059-5122
TFT-LCD Connector (CNT2)	Manufacturer	JAE	P-TWO
	Part Number	FI-RE41S-HF	187060-4122
Mating Connector (CNT1)	Manufacturer	JAE	
	Part Number	FI-RE51HL	
Mating Connector (CNT2)	Manufacturer	JAE	
	Part Number	FI-RE41HL	

3.2.2 Connector Pin Assignment

LVDS CN1

| PIN #	Symbol	Description	Remark
1	GND	Power Ground	
2	NC	No Connection (for AUO test only. Do not connect)	
3	NC	No Connection (for AUO test only. Do not connect)	
4	NC	No Connection (for AUO test only. Do not connect)	
5	NC	No Connection (for AUO test only. Do not connect)	
6	NC	No Connection (for AUO test only. Do not connect)	
7	NC	No Connection (for AUO test only. Do not connect)	
8	NC	No Connection (for AUO test only. Do not connect)	
9	NC	No Connection (for AUO test only. Do not connect)	
10	NC	No Connection (for AUO test only. Do not connect)	
11	GND	Power Ground	
12	R1_0N	FIRST_ Negative LVDS differential data input	
13	R1_0P	FIRST_ Positive LVDS differential data input	
14	R1_1N	FIRST_ Negative LVDS differential data input	
15	R1_1P	FIRST_ Positive LVDS differential data input	
16	R1_2N	FIRST_ Negative LVDS differential data input	
17	R1_2P	FIRST_ Positive LVDS differential data input	
18	GND	Power Ground	
19	R1_CLKN	FIRST_ Negative LVDS differential clock input	
20	R1_CLKP	FIRST_ Positive LVDS differential clock input	

21	GND	Power Ground	
22	R1_3N	FIRST_ Negative LVDS differential data input	
23	R1_3P	FIRST_ Positive LVDS differential data input	
24	R1_4N	FIRST_ Negative LVDS differential data input	
25	R1_4P	FIRST_ Positive LVDS differential data input	
26	GND	Power Ground	
27	GND	Power Ground	
28	R2_0N	SECOND_ Negative LVDS differential data input	
29	R2_0P	SECOND_ Positive LVDS differential data input	
30	R2_1N	SECOND_ Negative LVDS differential data input	
31	R2_1P	SECOND_ Positive LVDS differential data input	
32	R2_2N	SECOND_ Negative LVDS differential data input	
33	R2_2P	SECOND_ Positive LVDS differential data input	
34	GND	Power Ground	
35	R2_CLKN	SECOND_ Negative LVDS differential clock input	
36	R2_CLKP	SECOND_ Positive LVDS differential clock input	
37	GND	Power Ground	
38	R2_3N	SECOND_ Negative LVDS differential data input	
39	R2_3P	SECOND_ Positive LVDS differential data input	
40	R2_4N	SECOND_ Negative LVDS differential data input	
41	R2_4P	SECOND_ Positive LVDS differential data input	
42	GND	Power Ground	
43	GND	Power Ground	
44	GND	Power Ground	
45	NC	No Connection	
46	VDD	Power +12V	
47	VDD	Power +12V	
48	VDD	Power +12V	
49	VDD	Power +12V	
50	VDD	Power +12V	
51	VDD	Power +12V	

LVDS CN2

PIN #	Symbol	Description	Remark
1	NC	No Connection (for AUO test only. Do not connect)	
2	NC	No Connection (for AUO test only. Do not connect)	
3	NC	No Connection (for AUO test only. Do not connect)	

4	NC	No Connection (for AUO test only. Do not connect)	
5	NC	No Connection (for AUO test only. Do not connect)	
6	NC	No Connection (for AUO test only. Do not connect)	
7	NC	No Connection (for AUO test only. Do not connect)	
8	NC	No Connection (for AUO test only. Do not connect)	
9	GND	Power Ground	
10	R3_0N	THIRD_ Negative LVDS differential data input	
11	R3_0P	THIRD_ Positive LVDS differential data input	
12	R3_1N	THIRD_ Negative LVDS differential data input	
13	R3_1P	THIRD_ Positive LVDS differential data input	
14	R3_2N	THIRD_ Negative LVDS differential data input	
15	R3_2P	THIRD_ Positive LVDS differential data input	
16	GND	Power Ground	
17	R3_CLKN	THIRD_ Negative LVDS differential clock input	
18	R3_CLKP	THIRD_ Positive LVDS differential clock input	
19	GND	Power Ground	
20	R3_3N	THIRD_ Negative LVDS differential data input	
21	R3_3P	THIRD_ Positive LVDS differential data input	
22	R3_4N	THIRD_ Negative LVDS differential data input	
23	R3_4P	THIRD_ Positive LVDS differential data input	
24	GND	Power Ground	
25	GND	Power Ground	
26	R4_0N	FOURTH_ Negative LVDS differential data input	
27	R4_0P	FOURTH_ Positive LVDS differential data input	
28	R4_1N	FOURTH_ Negative LVDS differential data input	
29	R4_1P	FOURTH_ Positive LVDS differential data input	
30	R4_2N	FOURTH_ Negative LVDS differential data input	
31	R4_2P	FOURTH_ Positive LVDS differential data input	
32	GND	Power Ground	
33	R4_CLKN	FOURTH_ Negative LVDS differential clock input	
34	R4_CLKP	FOURTH_ Positive LVDS differential clock input	
35	GND	Power Ground	
36	R4_3N	FOURTH_ Negative LVDS differential data input	
37	R4_3P	FOURTH_ Positive LVDS differential data input	
38	R4_4N	FOURTH_ Negative LVDS differential data input	
39	R4_4P	FOURTH_ Positive LVDS differential data input	
40	GND	Power Ground	
41	GND	Power Ground	

GND   **NC**   **VDD**   **GND**
   41   1   51   1

Light-bar Connector   **Light-bar Connector**

Note 3-1: Input signals of port 1 to port 4 clocks shall be the same timing.

3.3 Electrical Characteristics

3.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min	Max	Unit	Remark
VDD	Power Supply Input Voltage	GND-0.3	14	[Volt]	Ta=25□

3.3.2 Recommended Operating Condition

Symbol	Description	Min	Typ	Max	Unit	Remark
VDD	Power supply Input voltage	10.8	12.0	13.2	[Volt]	
IDD	Power supply Input Current (RMS)	-	0.78	0.96	[A]	VDD= 12.0V, White pattern, Fv=60Hz
			0.96	1.18	[A]	VDD= 12.0V , White pattern, Fv=75Hz
PDD	VDD Power Consumption	-	9.36	12.67	[Watt]	VDD= 12.0V , White pattern, Fv=60Hz
			11.52	15.58	[Watt]	VDD= 12.0V , White pattern, Fv=75Hz
IRush	Inrush Current	-	-	4.0	[A]	**Note 3-1**
VDDrp	Allowable VDD Ripple Voltage	-	-	VDD*5%	[mV]	VDD= 12.0V, White pattern, Fv=75Hz

Note 3-2: Inrush Current measurement:

Test circuit:

The duration of VDD rising time: 470us.

3.4 Signal Characteristics

3.4.1 LCD Pixel Format

Following figure shows the relationship between the input signals and LCD pixel format.

Note 3-3: The module use 4-channel LVDS interface.

> Port 1：4n+1 pixel
>
> Port 2：4n+2 pixel
>
> Port 3：4n+3 pixel
>
> Port 4：4n+4 pixel
>
> n=0~639

3.4.2 LVDS Data Format

Signal									
RCLKP									
RCLKN									
R1_0NP	R1R0	R1G0	R1R5	R1R4	R1R3	R1R2	R1R1	R1R0	R1G0
R1_1NP	R1G1	R1B1	R1B0	R1G5	R1G4	R1G3	R1G2	R1G1	R1B1
R1_2NP	R1B2	DE			R1B5	R1B4	R1B3	R1B2	DE
R1_3NP	R1R6		R1B7	R1B6	R1G7	R1G6	R1R7	R1R6	
R1_4NP	R1R8		R1B9	R1B8	R1G9	R1G8	R1R9	R1R8	
R2_0NP	R2R0	R2G0	R2R5	R2R4	R2R3	R2R2	R2R1	R2R0	R2G0
R2_1NP	R2G1	R2B1	R2B0	R2G5	R2G4	R2G3	R2G2	R2G1	R2B1
R2_2NP	R2B2				R2B5	R2B4	R2B3	R2B2	
R2_3NP	R2R6		R2B7	R2B6	R2G7	R2G6	R2R7	R2R6	
R2_4NP	R2R8		R2B9	R2B8	R2G9	R2G8	R2R9	R2R8	
R3_0NP	R3R0	R3G0	R3R5	R3R4	R3R3	R3R2	R3R1	R3R0	R3G0
R3_1NP	R3G1	R3B1	R3B0	R3G5	R3G4	R3G3	R3G2	R3G1	R3B1
R3_2NP	R3B2				R3B5	R3B4	R3B3	R3B2	
R3_3NP	R3R6		R3B7	R3B6	R3G7	R3G6	R3R7	R3R6	
R3_4NP	R3R8		R3B9	R3B8	R3G9	R3G8	R3R9	R3R8	
R4_0NP	R4R0	R4G0	R4R5	R4R4	R4R3	R4R2	R4R1	R4R0	R4G0
R4_1NP	R4G1	R4B1	R4B0	R4G5	R4G4	R4G3	R4G2	R4G1	R4B1
R4_2NP	R4B2				R4B5	R4B4	R4B3	R4B2	
R4_3NP	R4R6		R4B7	R4B6	R4G7	R4G6	R4R7	R4R6	
R4_4NP	R4R8		R4B9	R4B8	R4G9	R4G8	R4R9	R4R8	

Note 3-4: LVDS Data Mapping of NS Format for Quad Channel

3.4.3 Color versus Input Data

The following table is for color versus input data (10bit). The higher the gray level, the brighter the color.

Color	Gary Level	\multicolumn RED data (MSB:R9,LSB:R0)										GREEN data (MSB:G9,LSB:G0)										BLUE data (MSB:B9,LSB:B0)										Remark
		R9	R8	R7	R6	R5	R4	R3	R2	R1	R0	G9	G8	G7	G6	G5	G4	G3	G2	G1	G0	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	
Black	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
White	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
L511	-	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	
Red	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
Red	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Red	L1023	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Green	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	L1023	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	
Blue	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	L1023	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	

3.4.4 LVDS Specification

a. DC Characteristics:

Symbol	Description	Min	Typ	Max	Units	Condition
V_{TH}	LVDS Differential Input High Threshold	-	-	+100	[mV]	V_{CM} = 1.2V
V_{TL}	LVDS Differential Input Low Threshold	-100	-	-	[mV]	V_{CM} = 1.2V
$\lvert V_{ID}\rvert$	LVDS Differential Input Voltage	100	-	600	[mV]	
V_{CM}	LVDS Common Mode Voltage	+1.0	+1.2	+1.5	[V]	V_{TH}-V_{TL} = 200mV

LVDS Signal Waveform:

Use R1_CLKN & R1_CLKP as example.

b. AC Characteristics:

Symbol	Description	Min	Max	Unit	Remark
F_{DEV}	Maximum deviation of input clock frequency during Spread Spectrum	-	± 3	%	
F_{MOD}	Maximum modulation frequency of input clock during Spread Spectrum	-	200	KHz	

Freq

F_{max}

F_{clk}

F_{min}

$F_{clk} * F_{DEV}$

$$\frac{1}{F_{MOD}}$$

Time

< Spread Spectrum>

Fclk: LVDS Clock Frequency

3.4.5 Input Timing Specification

It only support DE mode, and the input timing are shown as the following table.

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
Tv	Vertical Section	Period	1479	1481	1483	Th	
Tdisp (v)		Active	1440	1440	1440	Th	
Tblk (v)		Blanking	39	41	43	Th	
Fv		Frequency	50	60	75	Hz	
Th	Horizontal Section	Period	676	680	684	Tclk	
Tdisp (h)		Active	640	640	640	Tclk	
Tblk (h)		Blanking	36	40	44	Tclk	
Fh		Frequency	73.9	88.8	111.2	KHz	*Note 3-3*
Tclk	LVDS Clock	Period	22.22	16.56	13.16	ns	1/Fclk
Fclk		Frequency	45	60.4	76	MHz	*Note 3-4*

Note 3-5: The equation is listed as following. Please don't exceed the above recommended value.

Fh (Min.) = Fclk (Min.) / Th (Min.);
Fh (Typ.) = Fclk (Typ.) / Th (Typ.);
Fh (Max.)= Fclk (Max.) / Th (Min.);

Note 3-6: The equation is listed as following. Please don't exceed the above recommended value.

Fclk (Min.) = Fv (Min.) x Th (Min.) x Tv (Min.);
Fclk (Typ.) = Fv (Typ.) x Th (Typ.) x Tv (Typ.);
Fclk (Max.) = Fv (Max.) x Th (Typ.) x Tv (Typ.);

3.4.6 Input Timing Diagram

3.5 Power ON/OFF Sequence

VDD power,LVDS signal and backlight on/off sequence are as following. LVDS signals from any system shall be Hi-Z state when VDD is off.

Power Sequence Timing

Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
T1	0.5	-	10	[ms]	
T2	0	-	50	[ms]	
T3	500	-	-	[ms]	
T4	100	-	-	[ms]	
T5	0		50	[ms]	*Note 3-7* *Note 3-8*
T6	0	-	150	[ms]	*Note 3-8*
T7	1000	-	-	[ms]	

Note 3-7: Recommend setting T5 = 0ms to avoid electronic noise when VDD is off.

Note 3-8: During T5 and T6 period , please keep the level of input LVDS signals with Hi-Z state.

4 Backlight Unit

4.1 Block Diagram

The following shows the block diagram of the 32.0 inch Backlight Unit. And it includes 2 pcs LED light bar in Backlight Unit. Each LED light bar includes 44 pcs LED package. (4 strings and 11 pcs LED of one string).

## 4.2 Interface Connection

4.2.1 Connector Type

Backlight Connector	Manufacturer	ENTERY
	Part Number	3707K-S06N-07L
Mating Connector	Manufacturer	ENTERY
	Part Number	H112K-P06N-00B (Non-Locking type) H112K-P06N-11B(White) (Locking type) H112K-P06N-13B(Black) (Locking type)

Backlight Connector dimension:

$$H \times V \times D = 13.9 \times 3.00 \times 4.25, Pitch = 1.0 (unit = mm)$$

Mating Connector dimension:

4.2.2 Connector Pin Assignment

| Pin#	Symbol	Description	Remark
1	Ch1	LED Current Feedback Terminal (Channel 1)	
2	Ch2	LED Current Feedback Terminal (Channel 2)	
3	V_{SLED}	LED Power Supply Voltage Input Terminal	
4	V_{SLED}	LED Power Supply Voltage Input Terminal	
5	Ch3	LED Current Feedback Terminal (Channel 3)	
6	Ch4	LED Current Feedback Terminal (Channel 4)	

4.3 Electrical Characteristics

4.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

(Ta=25□)

Symbol	Description	Min	Max	Unit	Remark
Is	LED String Current	0	150	[mA]	100% duty ratio
			300	[mA]	*Duty ratio□ 10% Pulse time=10 ms*

Duty ratio= (A / B) X 100% ;   (A: Pulse time, B: Period)

4.3.2 Recommended Operating Condition

(Ta=25□)

Symbol	Description	Min.	Typ.	Max.	Unit	Remark
Is	LED String Current	-	110	121	[mA]	100% duty ratio of LED chip
Vs	LED String Voltage	33	36.3	39.6	[Volt]	Is=110mA @ 100% duty ratio; *Note 4-1&Note 4-5*
ΔVs	Maximum Vs Voltage Deviation of light bar	-	-	2.2	[Volt]	Is=110mA @ 100% duty ratio; *Note 4-2*
P_{BLU}	LED Light Bar Power Consumption	-	31.94	34.85	[Watt]	*Note 4-3*
LT_{LED}	LED Life Time	30,000	-	-	[Hour]	*Note 4-4*

Note 4-1: Vs (Typ.) = V_F (Typ.) X LED No. (one string);

      a. V_F: LED chip forward voltage, V_F (Min.)=3.0V, V_F(Typ.)=3.3V, V_F(Max.)=3.6V

      b. The same euqation to calculate Vs(Min.) & Vs (Max.) for respective V_F (Min.) & V_F(Max.);

Note 4-2: ΔVs (Max.) = ΔV_F X LED No. (one string);

      a. ΔV_F: LED chip forward voltage deviation (0.2V , each Bin of LED V_F)

Note 4-3: P_{BLU} (Typ.) = Vs (Typ.) X Is (Typ.) X 8 (8 is total String No. of BLU)

      P_{BLU} (Max.) = Vs (Max.) X Is (Typ.) X 8

Note 4-4: Definition of life time:

      a. Brightness of LED becomes to 50% of its original value

      b. Test condition: Is = 110mA and 25□ (Room Temperature)

Note 4-5: Recommendation for LED driver power design:
Due to there are electrical property deviation in LED & monitor set system component after long time operation. AUO strongly recommend the design value of LED driver board OVP (over voltage protection) should be 10% higher than max.value of LED string voltage (Vs) at least.

Note 4-6: AUO strongly recommend "Analog Dimming" method for backlight brightness control for Wavy Noise Free. Otherwise, recommend that Dimming Control Signal (PWM Signal) should be synchronized with Frame Frequency.

5 Reliability Test

AUO reliability test items are listed as following table. (*Bare Panel only*)

Items	Condition	Remark
Temperature Humidity Bias (THB)	Ta= 50□, 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50□, 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0□, 300hours	
High Temperature Storage (HTS)	Ta= 60□, 300hours	
Low Temperature Storage (LTS)	Ta= -20□, 300hours	
Vibration Test (Non-operation)	Acceleration：1.75 Grms Wave form：Random Bandwidth & Level： Frequency　　　　PSD(g^2/Hz) 　10~300HZ　　　　0.0075 301~500Hz　　　　0.0045 Duration：30 Minutes each Axis (X, Y, Z) X：Horizonal, face up Y：Horizonal, face up Z：Horizonal, face up	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Thermal Shock Test (TST)	-20□/30min, 60□/30min, 100 cycles	*Note 5-1*
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 15KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	*Note 5-2*
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	
Altitude Test	Operation:18,000 ft Non-Operation:40,000 ft	

Note 5-1: a. A cycle of rapid temperature change consists of varying the temperature from -20□ to 60□, and back again. Power is not applied during the test.

        b. After finish temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 5-2: EN61000-4-2, ESD class B: Certain performance degradation allowed

   No data lost

                    Self-recoverable

                    No hardware failures.

6 Shipping Label

The label is on the panel as shown below:

Note 6-1: For Pb Free products, AUO will add for identification.

***Note 6-2:*** For RoHS compatible products, AUO will add for identification.

Note 6-3: For China RoHS compatible products, AUO will add for identification.

Note 6-4: The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.

7 Mechanical Characteristics

NOTES:
1. THE DIMENSION EXCLUDES DEFORMATION.
2. TOLERANCE WITHOUT NOTICED TO BE ±0.8mm.
3. 51PIN LVDS CONNECTOR TO BE F1-RE51S-HF OR 187059-5122 OR 107C51-A000RA-G4 OR AUO APPROVED.
4. 41PIN LVDS CONNECTOR TO BE F1-RE41S-HF OR 187060-4122 OR 107C41-0000RA-G4 OR AUO APPROVED.
5. LIGHTBAR CONNECTOR TO BE 3707K-S06N-07L OR AUO APPROVED.
6. TORQUE OF M3 USER HOLE SHOULD BE WITHIN 6 kgf-cm MAX..
7. USER HOLE SCREW PENETRATION 3.0mm MAX..
8. MODULE THICKNESS TO BE 15.1±0.5mm.
9. AVOID TOUCHING COF IC POSITIONS WHEN DOING MECHANICAL DESIGN.

Ver 0.2

8 Packing Specification

8.1 Packing Flow

Protect Film → Creped Paper Tape → Anti-Static Bag (Blue)

Cushion Set ← (7) Pcs Modules

(7) Pcs / 1 Carton → "H" Tape

Corner angle   Moisture-proof film
Stretch film
Label   PET band
Corner angle
Pallet

8.2 Pallet and shipment information

Item	Specification			Remark
	Q'ty	Dimension	Weight(kg)	
Panel	1	727.88(H)mm × 422.07(V)mm × 15.1(D)mm	5.08	
Cushion	1	-	6.876	
Box	1	805(L)mm x 280(W)mm x 512(H)mm		without Panel & cushion
Packing Box	7 pcs/Box	805(L)mm x 280(W)mm x 512(H)mm	42.436	with panel & cushion
Pallet	1	1150(L)mm x 840(W)mm x 132(H)mm	13.8	
Pallet after Packing	8 boxes/pallet	1150(L)mm x 840(W)mm x 1156(H)mm	353.3	