

Doc. Number:
☐ Tentative Specification
☐ Preliminary Specification
Approval Specification

MODEL NO.: N140HCE SUFFIX: G53 Rev.C1

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By
514-10955	514-10959	514-10951
吳柏勳	許君逑	李孟儒

Version 3.0 17 July 2018 1 / 48



CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	14
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPE	CIFICATIONS15
4.4.1 ELECTRICAL SPECIFICATIONS	
4.4.2 COLOR DATA INPUT ASSIGNMENT	16
4.5 DISPLAY TIMING SPECIFICATIONS	
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	
7. PACKING	錯誤! 尚未定義書籤。
7.1 MODULE LABEL	錯誤! 尚未定義書籤。
7.2 CARTON	26
7.3 PALLET	27
7.4 UN-PACK METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	30



Appendix. OUTLINE DRAWING	33
Appendix. LCD MODULE HANDLING MANUAL	43

Version 3.0 17 July 2018 3 / 48



REVISION HISTORY

Version	Date	Page	Description
3.0	Jun 29, 2018	All	Spec Ver.3.0 was first issued.

Version 3.0 17 July 2018 4 / 48



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N140HCE-G53 is a 14.0" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14.0 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x1080	pixel	-
Pixel Pitch	0.1611 (H) x 0.1611 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Interface	eDP1.3		
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	400nits	Cd/m2	
Color Gamut	72%	NTSC	
Power Consumption	Total 4.14W (Max.) @ cell 0.66W (Max.), BL 3.	48W (Max.)	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas mosaic pattern is displayed.

2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	314.71	315.01	315.31	mm	
Module Size	Vertical (V)	184.43	184.93	185.43	mm	(1)(2)(3)
	Thickness (T)	-	1.88	2.0	mm	
Active Area	Horizontal	309.21	309.31	309.41	mm	
Active Area	Vertical	173.89	173.99	174.09	mm	
Weight		-	180	190	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

- (2) Dimensions are measured by caliper.
- (3) Panel thickness is measured with calipers clamping mylar or tape tightly.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76 User's connector Part No: IPEX-20453-030T-03


3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Symbol	Va	Value		Note
Item	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max.
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE


Item	Symbol	Value		Unit	Note
item	Cymbol	Min.	Max.	Offic	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	25	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	6	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	6	V	(1)

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 17 July 2018 6 / 48

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 3.0 17 July 2018 8 / 48



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parar	motor		Symbol		Value		Linit	Note	
Parar	neter		Symbol	Min.	Тур.	Max.	Unit	NOLE	
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)		
HPD	High	Level	-	2.25	-	2.75	V	(5)	
ПРО	Low	Level	-	0	-	0.4	V	(5)	
HPD Impedance			R _{HPD}	30K			ohm	(5)	
Ripple Voltage			V_{RP}	-	50	-	mV	(1)	
Inrush Current			I _{RUSH}	-	-	1.5	Α	(1),(2)	
		Mosaic	lcc	-	177	200	mA	(3)a	
Power Supply Current Blace		Black	ICC	-	169	200	mA	(3)	
		Solid Pattern		-		290	mA	(3)b	
Power per EBL WG			P _{EBL}	-	1.11	-	W	(4)	

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising


 I_{IS} : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



Version 3.0 17 July 2018 9 / 48






Version 3.0 17 July 2018 10 / 48



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

- b. The solid pattern is the largest one of R/G/B pattern.
- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits.
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.




4.3.2 LED CONVERTER SPECIFICATION

Doror	motor	Cumbal		Value		Unit	Note
Parar	netei	Symbol	Min.	Тур.	Max.	Onit	Note
Converter Input pow	er supply voltage	LED_Vccs	5	12	21	V	
Converter Inrush Current		ILED _{RUSH}	-	-	1.5	Α	(1)
EN Control Level	Backlight On		2.3	-	3.6	V	(4)
Backlight Off			0	-	0.6	V	(4)
LED_EN Impedance)	R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.3	-	3.6	V	(4)
PWW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f_{PWM}	190	-	1K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	227	277	290	mA	(3)


Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,

Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\mathsf{PWM}} \le (N+0.66)*f$$
 $N: \mathsf{Integer}\ (N\ge 3)$ $f: \mathsf{Frame\ rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 17 July 2018 13 / 48




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devementer	Cumahal		Value	l lmit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	29	30	V	(4)(2)(Dut)(4,000()
LED Light Bar Power Supply Current	IL		98.4		mA	(1)(2)(Duty100%)
Power Consumption	PL		2.854	2.952	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 °C and I_L = 16.4 mA (Per EA) until the brightness becomes \leq 50% of its original value.


Version 3.0 17 July 2018 14 / 48

4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.3. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 17 July 2018 15 / 48



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data	Sign	al							
	Color			Re	ed					Gre	en					Bl	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.05	152.82	153.58	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-

Refresh rate 40Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.05	152.82	153.58	MHz	(1)
	Vertical Total Time	TV	1694	1698	1702	TH	(1)
	Vertical Active Display Period	TVD	1080	1080	1080	TH	(1)
DE	Vertical Active Blanking Period	TVB	TV-TVD	618	TV-TVD	TH	(1)
DE	Horizontal Total Time	TH	2230	2250	2270	Тс	(1)
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	(1)
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	(1)


Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.

INPUT SIGNAL TIMING DIAGRAM





4.6 POWER ON/OFF SEQUENCE





Timing Specifications

Parameter	Description	Reqd.	Va		Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready).

 The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 17 July 2018 20 / 48



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V_{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL	CHARACTERISTICS"
LED Light Bar Input Current	Ι _L	98.4	mA


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	-	-	(2), (5) ,(7)
Response Time		T _R		-	14	16	ms	
Response fille		T_F		-	11	14	ms	(3) ,(7)
Average Luminance of White		Lave		340	400	-	cd/m ²	(4), (6) ,(7)
	Red	Rx	$\theta_x=0^\circ$, $\theta_Y=0^\circ$		0.640		-	
	Keu	Ry	Viewing Normal Angle		0.330		-	
0.1.	Green Blue	Gx			0.300		-	
Color		Gy		Тур –	0.600	Typ +	-	(4) (7)
Chromaticity		Bx		0.03	0.150	0.03	-	(1),(7)
		Ву			0.060			
	\/\b:40	Wx			0.313		-	
	White	Wy			0.329		-	
	l lawi-antal	θ_x +		80	89			
Viennie er Amerik	Horizontal	θ_{x} -	OD: 40	80	89	-	D	(1),(5),
Viewing Angle	Mark and	θ _Y +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
NAME OF A VISION OF THE PARTY O	AH 16 - N. 1 - 12		$\theta_x=0^\circ, \ \theta_Y=0^\circ$		-	1.25	-	(5),(6),
White Variation		δW_{5p} δW_{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		-	1.54	-	(7)



Note (1) Definition of Viewing Angle (θx , θy): Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 17 July 2018 22 / 48



Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p}$$
 = Maximum [L(1) \sim L(5)] / Minimum [L(1) \sim L(5)]

$$\delta W_{13p} = Maximum [L(1) \sim L(13)] / Minimum [L(1) \sim L(13)]$$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 17 July 2018 23 / 48



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	(· / (– /
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)


- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



7. PACKING


7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





- (a) Model Name: N140HCE-G53
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.
- (f) X: A means A Bom, B means B Bom etc..

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

CT serial ID:


S/N	CT: CGXDDRRJVWWXXX
CT:	Title
С	LCD Display Module
GXDD	Assembly Code
01	Revision
JV	Supplier /Site of MFG
WW	Week/Year of MFG
XXX	Serial number. From 000000 to 999999



7.2 CARTON

(1)Box Dimensions : 435(L)*350(W)*320(H)

(2)20 Module/Carton





7.3 PALLET






Figure. 7-3 Packing method

Version 3.0 17 July 2018 27 / 48



7.4 UN-PACK METHOD







8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMIS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Fleid Name and Comments	(hex)	(binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	80	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	E2	11100010
11	0B	ID product code (MSB)	14	00010100
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14		ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	29	00101001
17	11	Year of manufacture (fixed year code)	1B	00011011
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("30.931cm")	1F	00011111
22	16	Active area vertical ("17.399cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B	Rx=0.640	A3	10100011
28		Ry=0.330	54	01010100
29	1D	Gx=0.300	4C	01001100
30	1E	Gy=0.600	99	10011001
31	1F	Bx=0.150	26	00100110
32	20	By=0.060	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	0000001
41	29	Standard timing ID # 2	01	00000001



Byte #				
byte #			01	00000001
(decimal)	2A	Standard timing ID # 3	0.	
42	2B	Standard timing ID # 3	01	00000001
43	2C	Standard timing ID # 4	01	00000001
44	2D	Standard timing ID # 4	01	00000001
45	2E	Standard timing ID # 5	01	00000001
46	2F	Standard timing ID # 5	01	00000001
47	30	Standard timing ID # 6	01	00000001
48	31	Standard timing ID # 6	01	00000001
49	32	Standard timing ID # 7	01	00000001
50	33	Standard timing ID # 7	01	00000001
51	34	Standard timing ID # 8	01	00000001
52	35	Standard timing ID # 8	01	00000001
53	36	Detailed timing description # 1 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)	B4	10110100
54	37	# 1 Pixel clock (hex LSB first)	3B	00111011
55	38	# 1 H active ("1920")	80	10000000
56	39	# 1 H blank ("330")	4A	01001010
57	3A	# 1 H active : H blank ("1920 : 330")	71	01110001
58	3B	# 1 V active ("1080")	38	00111000
59	3C	# 1 V blank ("52")	34	00110100
60	3D	# 1 V active : V blank ("1080 : 52")	40	01000000
61	3E	# 1 H sync offset ("48")	30	00110000
62	3F	# 1 H sync pulse width ("32")	20	00100000
63	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
64	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000
65	42	# 1 H image size ("309 mm")	35	00110101
66	43	# 1 V image size ("173 mm")	AD	10101101
67	44	# 1 H image size : V image size	10	00010000
68	45	# 1 H boarder ("0")	00	00000000
69	46	# 1 V boarder ("0")	00	00000000
70	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
71	48	Detailed timing description # 2 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)	B4	10110100
72	49	# 2 Pixel clock (hex LSB first)	3B	00111011
73	4A	# 2 H active ("1920")	80	10000000
74	4B	# 2 H blank ("330")	4A	01001010
75	4C	# 2 H active : H blank ("1920 : 330")	71	01110001
76	4D	# 2 V active ("1080")	38	00111000
77	4E	# 2 V blank ("618")	6A	01101010
78	4F	# 2 V active : V blank ("1080 : 618")	42	01000010
79	50	# 2 H sync offset ("48")	30	00110000
80	51	# 2 H sync pulse width ("32")	20	00100000
81	52	# 2 V sync offset : V sync pulse width ("3 : 5")	35	00110101
82	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 5")	00	00000000


Version 3.0 17 July 2018 31 / 48




83	54	# 2 H image size ("309 mm")	35	00110101
84	55	# 2 V image size (303 mm')	AD	10101101
85	56	# 2 H image size (173 mm) # 2 H image size : V image size	10	00010000
Byte	30	# 2 11 image size . V image size		
#(decimal)	57	# 2 H boarder ("0")	00	00000000
86	58	# 2 V boarder ("0")	00	00000000
87	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
88	5A	NA	00	00000000
89	5B	NA	00	00000000
90	5C	NA	00	00000000
91	5D	NA	00	00000000
92	5E	NA	00	00000000
93	5F	NA	00	00000000
94	60	NA	00	00000000
95	61	NA	00	00000000
96	62	NA	00	00000000
97	63	NA	00	00000000
98	64	NA	00	00000000
99	65	NA	00	00000000
100	66	NA	00	00000000
101	67	NA	00	00000000
102	68	NA	00	00000000
103	69	NA	00	00000000
104	6A	NA	00	00000000
105	6B	NA	00	00000000
106	6C	Detailed Timing Description #4	00	00000000
107	6D	Flags	00	00000000
108	6E	Reserved	00	00000000
109	6F	For Brightness Table and Power Consumption	02	00000010
110	70	Flags	00	00000000
111	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
112	72	PWM % [7:0] @ Step 5 = 15%	26	00100110
113	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
114	74	Nits [7:0] @ Step 0 = 20nits	14	00010100
115	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
116	76	Nits [7:0] @ Step 10 = 400nits	C8	11001000
117	77	Panel Electronics Power @32x32 Chess Pattern =650mW	10	00010000
118	78	Backlight Power @60 nits =502mW	0C	00001100
119	79	Backlight Power @Step 10 =3346mW	29	00101001
120	7A	Nits @ 100% PWM Duty =400nit	C8	11001000
121	7B	Flags	00	00000000
122	7C	Flags	00	00000000
123	7D	Flags	00	00000000
124	7E	Extension flag	00	00000000
125	7F	Checksum	27	00100111

Version 3.0 17 July 2018 32 / 48


Appendix. OUTLINE DRAWING






Version 3.0 17 July 2018 33 / 48








NOTES:

- 1. IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC, AND T-CON LOCATIONS.
- 2. EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- 3. MODULE FLATNESS SPEC 0.5 mm MAX.
- 4. "()" MARKS THE REFERENCE DIMENSION.
 5. PLEASE REFFER TO DOC/PDM: 300105373/DN0388889 FOR PPK CAPABILITY REQUIREMENT.

Version 3.0 17 July 2018 34 / 48




Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 17 July 2018 35 / 48






Version 3.0 17 July 2018 36 / 48






Version 3.0 17 July 2018 37 / 48






Version 3.0 17 July 2018 38 / 48






Version 3.0 17 July 2018 39 / 48






Version 3.0 17 July 2018 40 / 48












Appendix, LCD MODULE HANDLING MANUAL

rppendix. LCL	MODULE HANDLING	WANUAL	
Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 		
1.	Unpacking		
		Open carton	Remove EPE Cushion
	(SCW3
Oper	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		





Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.



Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel





Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.





Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

 Remove panel protector film starts from side tape.



Don't:

 Remove panel protector film from film corner directly before side tape is removed.





Don't:

- Touch or Press PCBA Area.



