

() Preliminary Specifications(✓) Final Specifications

Module	15.6" (15.55) FHD 16:9 Color TFT-LCD with LED Backlight design				
Model Name	B156HTN03.2 (H/W:0A)				
Note (🗭)	LED Backlight with driving circuit design				

Customer	Date	Approved by	Date	
		Buffy Chen	08/03/2013	
Checked & Approved by	Date	Prepared by	Date	
		<u>Hsiang YI Chen</u>	<u>08/03/2013</u>	
Note: This Specification is subject without notice.	to change	NBBU Marketi AU Optronic:	ng Division / s corporation	



Contents

i. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.1.1 Power Specification	13
5.1.2 Signal Electrical Characteristics	14
5.2 Backlight Unit	15
5.2.1 LED characteristics	15
6. Signal Characteristic	16
6.1 Pixel Format Image	16
6.2 The input data format	17
6.3 Integration Interface and Pin Assignment	18
6.3.1 Connector Description	18
6.3.2 Pin Assignment	18
6.4 Interface Timing	20
6.4.1 Timing Characteristics	20
6.4.2 Timing diagram	20
6.5 Power ON/OFF Sequence	21
7. Vibration and Shock Test	22
7.1 Vibration Test	22
7.2 Shock Test Spec:	22
7.3. Reliability	22
8. Mechanical Characteristics	23
8.1 LCM Outline Dimension	23
9. Shipping and Package	25
9.1 Shipping Label Format	25
9.2 Carton package	26
9.3 Shipping package of palletizing sequence	26
10. Appendix: EDID description	27



Record of Revision

Ver	rsion and Date	Page	Old description	New Description	Remark
0.1	2012/09/18	All	Preliminary Edition for Customer		
0.2	2012/11/30	Page 23,25&27		Update Outline Dimension , Shipping Label & EDID	
0.3	2013/02/22	Page 6 & 27		Update Color / Chromaticity Coodinates & EDID	
1.0	2013/03/08	All		Final Edition for Customer	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electros tic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B156HTN03.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD (1920(H) x 1080(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156HTN03.2 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	15.6" (15.55)				
Active Area	[mm]	344.16 x 193.	59			
Pixels H x V		1920 x 3(RGB) x 1080			
Pixel Pitch	[mm]	0.17925 x 0.17	7925			
Pixel Format		R.G.B. Vertico	al Stripe			
Display Mode		Normally Wh	ite			
White Luminance (ILED=21mA) (Note: ILED is LED current)	[cd/m²]	300 Typ. (5 pc 255 Min. (5 pc	•	•		
Luminance Uniformity		1.25 Max. (5)	ooints)			
Contrast Ratio		500 :1 Typ				
Response Time	[ms]	8 Typ / 16 Mc	ax.			
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.				
Power Consumption	[Watt]	7.0 Max. (Inc	lude Logic ar	nd BLU Power)		
Weight	[Grams]	380 Max.				
			Min.	Тур.	Max.	
Physical Size	[mm]	Length	359.0	359.5	360.0	
Without inverter, bracket.	[]	Width	223.3	223.8	224.3	
		Thickness			3.2	
Electrical Interface		2 channel LV	'DS			
Glass Thickness	[mm]	0.4				
Surface Treatment		Glare				
Support Color		262K colors (RGB 6-bit)			
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Compli	ance			




2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note	
White Luminance ILED=20mA			5 points average	255	300	-	cd/m²	1, 4, 5	
Viewing Angle		θ _R θL	Horizontal (Right) CR = 10 (Left)	40 40	45 45	-	degree		
		Ψ _H Ψ _L	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-		4, 9	
Luminance Unifo	ormity	δ _{5P}	5 Points	-	-	1.25		1, 3, 4	
Luminance Unifo	ormity	δ _{13P}	13 Points	-	_	1.53		2, 3, 4	
Contrast Ratio		CR		400	500	-		4, 6	
Cross talk		%				4		4, 7	
Response Time	Response Time		Rising + Falling	-	8	16	msec	4, 8	
	Red	Rx		0.590	0.620	0.650			
	RCG	Ry		0.320	0.350	0.380			
	Green	Gx		0.290	0.320	0.350			
Color / Chromaticity	Orceri	Gy		0.570	0.600	0.630			
Coodinates	Divis	Bx	CIE 1931	0.120	0.150	0.180		4	
	Blue	Ву		0.090	0.120	0.150			
	\A/I=*L .	Wx		0.283	0.313	0.343			
	White	Wy		0.299	0.329	0.359			
NTSC		%			60				

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance.

0	2 _	Maximum Brightness of five points
δ _{W5} =	Minimum Brightness of five points	
2		Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points	

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the





Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points, $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

 Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:


The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Note 9: Definition of view angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin.





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	8	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	2.0	[Watt]	Note 1/2
IDD	IDD Current	-	-	606	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern, XP Desktop Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern, XP Desktop Pattern

Note 3: Measure Condition





Vin rising time


5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{ТН}	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power	PLED	-	-	5.0	[Watt]	(Ta=25°C), Note 1
Consumption						Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2
						I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLLD_LIV	-	-	0.5	[Volt]	
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Define as Connector
PWM Logic Input Low Level		-	-	0.5	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Characteristic

6.1 Pixel Format Image


Following figure shows the relationship of the input signals and LCD pixel format.

	1					19	20
1st Line	R G B	R G B		R	€ B	R	G B
							1
	,	1	•	1			1
		,	•				
				1			1
	,	,	ı	1			1
1080th Line	R G B	R G B		R	B	R	G B



AU OPTRONICS CORPORATION

6.2 The input data format



Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of these 6 bits pixel data.
R3	Red Data 3	
R2	Red Data 2	
R1	Red Data 1	
RO	Red Data 0 (LSB)	
	Red-pixel Data	
	ked-pixei Dala	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of these 6 bits pixel
G3	Green Data 3	data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Croon pivol Data	
B5	Green-pixel Data	Diversive Device
B4	Blue Data 5 (MSB) Blue Data 4	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
B3	Blue Data 3	Lactible pixers brightness adia consists of these oblis pixer adia.
B2	Blue Data 2	
B1	Blue Data 1	
BO	Blue Data 0 (LSB)	
	2.00 2 3.00 (202)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel
		data shall be valid at the falling edge when the DE signal is high
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data shall be valid to
		be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface and Pin Assignment

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector			
Manufacturer	IPEX or compatible			
Type / Part Number	IPEX 20455-040E-12 or compatible			
Mating Housing/Part Number	IPEX 20453-040T-11 or compatible			


6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

PIN#	Signal Name	Description
1	NC	No Connection (Reserve)
2	VDD	Power Supply +3.3V
3	VDD	Power Supply +3.3V
4	VEDID	EDID +3.3V Power
5	BIST	Panel Self Test
6	CLK_EDID	EDID Clock Input
7	DAT_EDID	EDID Data Input
8	RxOIN0-	-LVDS Differential Data INPUT(Odd R0-R5,G0)
9	RxOIN0+	+LVDS Differential Data INPUT(Odd R0-R5,G0)
10	VSS	Ground
11	RxOIN1-	-LVDS Differential Data INPUT(Odd G1-G5,B0-B1)
12	RxOIN1+	+LVDS Differential Data INPUT(Odd G1-G5,B0-B1)
13	VSS	Ground
14	RxOIN2-	-LVDS Differential Data INPUT(Odd B2-B5,HS,VS,DE)
15	RxOIN2+	+LVDS Differential Data INPUT(Odd B2-B5,HS,VS,DE)
16	VSS	Ground
17	RxOCKIN-	-LVDS Odd Differential Clock INPUT
18	RxOCKIN+	+LVDS Odd Differential Clock INPUT
19	CM_EN	CM_EN
20	RxEINO-	-LVDS Differential Data INPUT(Even R0-R5,G0)
21	RxEINO-	+LVDS Differential Data INPUT(Even R0-R5,G0)
22	VSS	Ground
23	RxEIN1-	-LVDS Differential Data INPUT(Even G1-G5,B0-B1)



24	RxEIN1+	+LVDS Differential Data INPUT(Even G1-G5,B0-B1)
24	VSS	Ground
25	V 33	Ground
26	RxEIN2-	-LVDS Differential Data INPUT(Even B2-B5,HS,VS,DE)
27	RxEIN2+	+LVDS Differential Data INPUT(Even B2-B5,HS,VS,DE)
28	VSS	Ground
29	RxECKIN-	-LVDS Even Differential Clock INPUT
30	RxECKIN+	+LVDS Even Differential Clock INPUT
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No Connection
35	S_PWMIN	System PWM Logic Input level
36	LED_EN	LED enable input level
37	DCR_EN	DCR_EN
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply



Note1: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.


Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	40 60 -			Hz
Clock fre	equency	1/ T _{Clock}	66.6 72		80	MHz
	Period	T _V	1100	1130	1080+A	
Vertical	Active	T VD		T Line		
Section	Blanking	T∨B	20	50	Α	
	Period	T _H	1010	1050	960+B	
Horizontal	Active	T HD			T Clock	
Section	Blanking	T HB	50	90	В	

Note 1: The above is as optimized setting

Note 2: DE mode only

Note 3 : The maximum clock frequency = (960+B)*(1080+A)*60 < 80MHz

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Note 1: If T3<200ms, the display garbage may occur. (T3>200ms is recommended)

Note 2: If T1 or T12<0.5ms, the inrush current may cause the damage of fuse. If T1 or T12<0.5ms, the inrush current I2t is under typical melt of fuse Spec, there is no mentioned problem.



7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X.Y.Z. one time for each side

7.3. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C , 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


8. Mechanical Characteristics

8.1 LCM Outline Dimension



B156HTN03.2 Document Version : 1.0





B156HTN03.2 Document Version : 1.0



9. Shipping and Package

9.1 Shipping Label Format



Manufactured MM/WW Model No: B156HTN03.2 **AU Optronics** MADE IN CHINA (501) H/W: **0A** F/W:1

C 队 US E204356











9.2 Carton package



9.3 Shipping package of palletizing sequence





10. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	0000000	0	
01	Houdel	FF	0 11111111 1	255	
			1111111		
02		FF	11111111	255	
03		FF	1111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	1 1	255	
07		00	0000000	0	
08	EISA Manuf. Code LSB	06	0000011	6	
09	Compressed ASCII	AF	1010111 1	175	
0A	Product Code	ED	1110110	237	
	hex, LSB first		0011001		
0B		32	0000000	50	
0C	32-bit ser #	00	0000000	0	
0D		00	0000000	0	
0E		00	0	0	
0F		00	0000000	0	
10	Week of manufacture	00	0000000	0	
11	Year of manufacture	16	0001011	22	
12	EDID Structure Ver.	01	0000000	1	
13	EDID revision #	04	0000010	4	
			1001000		
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	0010001	144	
15	Max H image size (rounded to cm)	22	0001001	34	
16	Max V image size (rounded to cm)	13	0111100	19	
17	Display Gamma (=(gamma*100)-100) Feature support (no DPMS, Active OFF, RGB, tmg	78	0000001	120	
18	(no DPMs, Active OFF, HGB, ting Blk#1)	02	0	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	D1	1101000	209	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	15	0001010	21	
1B	Red x (Upper 8 bits)	9E	1001111 0	158	
1C	Red y/ highER 8 bits	59	0101100	89	
1D	Green x	53	0101001	83	
1E	Green y	9B	1001101	155	
1F	Blue x	27	0010011	39	
	DIGC X		<u>'</u>	00	I



20	Blue y	1E	0001111	30	
21	White x	50	0101000 0	80	
22	White y	54	0101010	84	
23	Established timing 1	00	0000000	0	
24	Established timing 2	00	0000000	0	_
25	Established timing 3	00	0000000	0	
26	Standard timing #1	01	0000000	1	
27		01	0000000	1	
28	Standard timing #2	01	0000000	1	
29		01	0000000	1	
2A	Standard timing #3	01	0000000	1	
2B		01	0000000	1	
2C	Standard timing #4	01	0000000	1	
2D		01	0000000	1	
2E	Standard timing #5	01	0000000	1	
2F		01	0000000	1	
30	Standard timing #6	01	0000000	1	
31		01	0000000	1	
32	Standard timing #7	01	0000000	1	
33		01	0000000	1	
34	Standard timing #8	01	0000000	1	
35		01	0000000	1	
36	Pixel Clock/10000 LSB	В0	1011000	176	
37	Pixel Clock/10000 USB	36	0011011	54	
38	Horz active Lower 8bits	80	1000000	128	
39	Horz blanking Lower 8bits	B4	1011010 0 0111000	180	
3 A	HorzAct:HorzBlnk Upper 4:4 bits	70	0111000	112	
3B	Vertical Active Lower 8bits	38	0011100	56	
3C	Vertical Blanking Lower 8bits	1E	0100000	30	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	0100000	64	
3E	HorzSync. Offset	30	0	48	
3F	HorzSync.Width	64	0110010 0 0011000	100	
40	VertSync.Offset : VertSync.Width	31	1	49	
41	Horz‖ Sync Offset/Width Upper 2bits	00	0000000	0	
42	Horizontal Image Size Lower 8bits	58	0101100	88	



43	Vertical Image Size Lower 8bits	C1	1100000	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	0001000	16	
45	Horizontal Border (zero for internal LCD)	00	0000000	0	
46	Vertical Border (zero for internal LCD)	00	0000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	0001100	24	
48	Pixel Clock/10,000 (LSB)	75	0111010	117	
49	Pixel Clock/10,000 (MSB)	24	0010010	36	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	80	1000000	128	
	Horizontal Blanking Pixels, lower 8 bits	B4	1011010	180	
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	0111000	112	
4D	Vertical Addressable Lines, lower 8 bits	38	0011100	56	
4E	Vertical Blanking Lines, lower 8 bits	1E	0001111	30	
4F	V lines, upper nibble : V blanking, upper nibble	40	0100000	64	
50	Horizontal Front Porch, lower 8 bits	30	0011000	48	
51	Horizontal Sync Pulse, lower 8 bits	64	0110010	100	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	31	0011000	49	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	0000000	0	
54	Horizontal Image Size in mm, lower 8 bits	58	0101100	88	
55	Vertical Image Size in mm, lower 8 bits	C1	1100000	193	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	0001000	16	
57	Horizontal Border	00	0000000	0	
58	Vertical Border	00	0000000	0	
59	Bit Encode Sync Information	18	0001100	24	
5A	DC	00	0000000	0	nVDPS Reserved 00
5B	HTOTAL	00	0000000	0	
5C	на	00	0000000	0	
5D	HBL	00	0000000	0	
5E	HFP	00	0000000	0	
5F	HFPe	00	0000000	0	
60	НВР	00	0000000	0	
61	НВ	00	0000000	0	
62	HSO	00	0000000	0	
63	HS	00	0000000	0	
	VTOTAL		0000000		
64	WA	00	0	0	
B15 65 ITN	03.2 Document Version : 1.U	00	0000000	0	29 of 30



		l	1 - 1		
			0		
00	VBL	00	0000000	•	
66		00	0000000	0	-
67	VFP	00	0	0	
	VBP		0000000		
68	V DI	00	0000000	0	-
69	VB	00	0000000	0	
	VSO		0000000		
6A	V30	00	0	0	-
6B	VS	00	0000000	0	
	Detail Timing Description #4		0000000		
6C	Detail Tilling Description #4	00	0	0	
6D	Flag	00	0000000	0	
	Reserved		0000000		1
6E	nesei veu	00	0	0	
6F	For Brightness Table and Power Consumption	02	0000001	2	
	Flag		0000000		
70	Tiag	00	0	0	Header
71	PWM % [7:0] @ Step 0	0C	0000110	12	
	PWM % [7:0] @ Step 5		0011110		
72	1 WW 70 [7.0] @ Step 5	3D	11111111	61	-
73	PWM % [7:0] @ Step 10	FF	1	255	
	Nits [7:0] @ Step 0		0000110		
74	Title [7.0] @ Step 0	0C	0011110	12	-
75	Nits [7:0] @ Step 5	3C	0	60	
	Nits [7:0] @ Step 10		0111110		
76		7D	0001101	125	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1B	1	27	
70	Backlight Power @ 60 nits =		0000110		
78		0D	0001110	13	-
79	Backlight Power @ Step 10 =	1C	0	28	
7.4	Nits @ 100% PWM Duty =	70	0111110	405	Dawey Comments
7A		7D	0010000	125	Power Consumption
7B	Flag	20	0	32	
7C	Flag	00	0010000	20	
/6		20	0010000	32	
7D	Flag	20	0	32	
75	Futanais: Flan	-	0000000	•	
7E	Extension Flag	00	1110010	0	
7F	Checksum	E5	1	229	
				· ·	·