



**Version: 1**  
**Total Pages:18**  
**Date: 2003/8/25**

## **Product Functional Specification**

**12.1 inch Wide XGA Color TFT LCD Module**  
**Model Name: B121EW01 V.1**

**(u) Preliminary Specification**  
**( ) Final Specification**

**Note: This Specification is subject to change without notice.**

# Contents

<b>1.0 Handling Precautions .....</b>	<b>4</b>
<b>2.0 General Description .....</b>	<b>5</b>
2.1 Display Characteristics .....	5
2.2 Functional Block Diagram .....	6
<b>3.0 Absolute Maximum Ratings .....</b>	<b>7</b>
<b>4.0 Optical Characteristics.....</b>	<b>8</b>
<b>5.0 Signal Interface .....</b>	<b>9</b>
5.1 Connectors .....	9
5.2 Signal Pin.....	9
5.3 Signal Description.....	10
5.4 Signal Electrical Characteristics .....	10
5.5 Signal for Lamp connector.....	11
<b>6.0 Pixel Format Image .....</b>	<b>12</b>
<b>7.0 Parameter guide line for CCFL Inverter .....</b>	<b>12</b>
<b>8.0 Timing Control.....</b>	<b>14</b>
8.1 Timing Characteristics .....	14
8.2 Timing Definition .....	14
<b>9.0 Power Consumption .....</b>	<b>15</b>
<b>10. Power ON/OFF Sequence .....</b>	<b>16</b>
<b>11.0 Reliability /Safety Requirement .....</b>	<b>17</b>
<b>12.0 Outline drawing.....</b>	<b>18</b>

## **II Record of Revision**

Version and Date	Page	Old description	New Description	Remark
V1. 2003/07/29	All	First Release	NA	

## 1.0 Handling Precautions

- 1) Do not press or scratch the surface harder than a HB pencil lead because the polarizers are very fragile and could be easily damaged.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water droplets or oil immediately. Long contact with the droplets may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Protect the module from static electricity and insure proper grounding when handling. Static electricity may cause damage to the CMOS Gate Array IC.
- 7) Do not disassemble the module.
- 8) Do not press the reflector sheet at the back of the module.
- 9) Avoid damaging the TFT module. Do not press the center of the CCFL Reflector when it was taken out from the packing container. Instead, press at the edge of the CCFL Reflector softly.
- 10) Do not rotate or tilt the signal interface connector of the TFT module when you insert or remove other connector into the signal interface connector.
- 11) Do not twist or bend the TFT module when installation of the TFT module into an enclosure (Notebook PC Bezel, for example). It should be taken into consideration that no bending/twisting forces are applied to the TFT module from outside when designing the enclosure. Otherwise the TFT module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local regulations for disposal.
- 13) The LCD module contains a small amount of material that has no flammability grade, so it should be supplied by power complied with requirements of limited power source (2.11, IEC60950 or UL1950).
- 14) The CCFL in the LCD module is supplied with Limited Current Circuit (2.4, IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

## 2.0 General Description

This specification applies to the 12.1 inch wide Color TFT/LCD Module B121EW01 V1

This module is designed for a display unit of notebook style personal computer.

The screen format is intended to support the SXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver).

All input signals are LVDS interface compatible.

This module does not contain an inverter card for backlight.


## 2.1 Display Characteristics

The following items are characteristics summary on the table under 25 °C condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	307.9(12.1" wide)
Active Area	[mm]	261.12(H) x163.2(V)
Pixels H x V		1280(x3) x 800
Pixel Pitch	[mm]	0.204(per one triad) x 0.204
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally White
Typical White Luminance(CCFL=6.0mA)	[cd/m <sup>2</sup> ]	170 Typ.(1 point)
Contrast Ratio		300 : 1 Min
ResponseTime	[msec]	25 Typ.
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.
Typical Power Consumption (VDD line + VCFL line)	[Watt]	5.0 Watt (w/o Inverter, All black pattern)@LCM circuit 1.5 Watt(typ.),B/L input 3.5 Watt(typ.)
Weight	[Grams]	305g typ. (w/o Inverter)
Physical Size	[mm]	275.82(W) x 178(H) x 5.5(D) Max.
Electrical Interface		R/G/B Data, 2 Sync, Signals, Clock (4 pairs LVDS) , DSPTMG
Support Color		Native 262K colors ( RGB 6-bit data driver )
Temperature Range		
Operating	[°C]	0 to +50
Storage (Shipping)	[°C]	-20 to +60

## 2.2 Functional Block Diagram

The following diagram shows the functional block of the 12.1 inches Color TFT/LCD Module:



### 3.0 Absolute Maximum Ratings


Absolute maximum ratings of the module is as following:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	[Volt]	
Input Voltage of Signal	Vin	-0.3	VDD+0.3	[Volt]	
CCFL Current	ICFL	-	7	[mA] rms	
CCFL Ignition Voltage	Vs	-	1160(25°C)	Vrms	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	5	95	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	5	95	[%RH]	Note 2
Vibration			1.5 10-500	[G Hz]	
Shock			200 , 3	[G ms]	Half sine wave

Note 1 : Duration = 50msec

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

#### Wet bulb temperature chart



Operating Range 

Storage Range  + 

(C) Copyright AU Optonics

Dec., 2003 All Rights Reserved.

B121EW01 V.1 Ver.01

No Reproduction and Redistribution Allowed.


7/19

## 4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25°C condition:


Item	Unit	Conditions	Min.	Typ.	Max.
Viewing Angle	[degree]	Horizontal (Right)	40	-	-
	[degree]	CR = 10 (Left)	40	-	-
CR: Contrast Ratio	[degree]	Vertical (Upper)	20	-	-
	[degree]	CR = 10 (Lower)	40	-	-
Uniformity		5 Points			1.25
Uniformity		13 Points			1.6
Contrast ratio			300		-
Response Time	[msec]	Rising	-	10	15
	[msec]	Falling	-	15	20
Color / Chromaticity Coordinates (CIE)		Red x		TBD	
		Red y		TBD	
		Green x		TBD	
		Green y		TBD	
		Blue x		TBD	
		Blue y		TBD	
		White x		0.313	
		White y		0.329	
White Luminance CCFL 6.0mA	[cd/m <sup>2</sup> ]	5 points average		150 170(1p)	-

Note 1: 5 points position (Display area : 261.12mm x 163.2)





Note 2: 13 points position



## 5.0 Signal Interface

### 5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

<b>Connector Name / Designation</b>	For Signal Connector
<b>Manufacturer</b>	Hirose
<b>Type / Part Number</b>	DF19K-20P-1H
<b>Mating Housing/Part Number</b>	
<b>Mating Contact/Part Number</b>	

<b>Connector Name / Designation</b>	For Lamp Connector
<b>Manufacturer</b>	JST
<b>Type / Part Number</b>	BHSR-02VS-1
<b>Mating Type / Part Number</b>	SM02B-BHSS-1-TB

### 5.2 Signal Pin

Pin#	Signal Name	Pin#	Signal Name
1	VDD	2	VDD
3	GND	4	GND
5	RxIN0-	6	RxIN0+
7	GND	8	RxIN1-
9	RxIN1+	10	GND
11	RxIN2-	12	RxIN2+
13	GND	14	RxCLKIN-
15	RxCLKIN+	16	GND
17	VDD	18	NC
19	GND	20	NC

## 5.3 Signal Description

The module uses a LVDS receiver embedded in AUO's ASIC. LVDS is a differential signal technology for LCD interface and high-speed data transfer device.

Signal Name	Description
RxIN0-, RxIN0+	LVDS differential data input(Red0-Red5, Green0)
RxIN1-, RxIN1+	LVDS differential data input(Green1-Green5, Blue0-Blue1)
RxIN2-, RxIN2+	LVDS differential data input(Blue2-Blue5, Hsync, Vsync, DSPTMG)
RxCLKIN-, RxCLKIN0+	LVDS differential clock input
VDD	+3.3V Power Supply
GND	Ground

**Note:** Input signals shall be in low status when VDD is off.

Internal circuit of LVDS inputs are as following.

Signal Name	Description	
+RED5 +RED4 +RED3 +RED2 +RED1 +RED0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB) <b>Red-pixel Data</b>	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
+GREEN 5 +GREEN 4 +GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) <b>Green-pixel Data</b>	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
+BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) <b>Blue-pixel Data</b>	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
-DTCLK	<b>Data Clock</b>	The typical frequency is 65.0 MHz. The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high.
DSPTMG	<b>Display Timing</b>	This signal is strobed at the falling edge of -DTCLK. When the signal is high, the pixel data shall be valid to be displayed.
VSYN	<b>Vertical Sync</b>	The signal is synchronized to -DTCLK .
HSYN	<b>Horizontal Sync</b>	The signal is synchronized to -DTCLK .

**Note:** Output signals from any system shall be low or Hi-Z state when VDD is off.

## 5.4 Signal Electrical Characteristics

(C) Copyright AU Optronics

Dec., 2003 All Rights Reserved.

B121EW01 V.1 Ver.01

No Reproduction and Redistribution Allowed.

10/19

Input signals shall be in low status when VDD is off.


It is recommended to refer the specifications of SN75LVDS86DGG (Texas Instruments) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Voltage(Vcm=+1.2V)		100	[mV]
Vtl	Differential Input Low Voltage(Vcm=+1.2V)	-100		[mV]

LVDS Macro AC characteristics are as follows:

	Min.	Max.
Clock Frequency (F)	TBD	TBD
Data Setup Time (Tsu)	600ps	
Data Hold Time (Thd)	600ps	




## 5.5 Signal for Lamp connector

Pin #	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage

## 6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



## 7.0 Parameter guide line for CCFL Inverter

Parameter	Min	DP-1	Max	Units	Condition
White Luminance 5 points average	TBD	170	—	[cd/m <sup>2</sup> ]	(Ta=25°C)
CCFL current(ICFL)		6.0	7.0	[mA] rms	(Ta=25°C) <b>Note 2</b>
CCFL Frequency(FCFL)	50	60	80	[KHz]	(Ta=25°C) <b>Note 3</b>
CCFL Ignition Voltage(Vs)		—	1500	[Volt] rms	(Ta= 0°C) <b>Note 4</b>
CCFL Voltage (Reference) (VCFL)	—	TBD	—	[Volt] rms	(Ta=25°C) <b>Note 5</b>
CCFL Power consumption (PCFL)	—	TBD	—	[Watt]	(Ta=25°C) <b>Note 5</b>

**Note 1:** DP-1 are AUO recommended Design Points.

\*1 All of characteristics listed are measured under the condition using the AUO Test inverter.

\*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

\*3 In designing an inverter, it is suggested to check safety circuit ver carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.

\*4 Generally, CCFL has some amount of delay time after applying start-up voltage. It is recommended to keep on applying start-up voltage for 1 [Sec] until discharge.

\*5 The CCFL inverter operating frequency must be carefully chosen so that no interfering noise stripes on the screen were induced.

\*6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

**Note 2:** It should be employed the inverter, which has "Duty Dimming", if ICCFL is less than 4mA.

**Note 3:** The CCFL inverter operating frequency should be carefully determined to avoid interference between inverter and TFT LCD.

**Note 4:** The inverter open voltage should be designed larger than the lamp starting voltage at  $T=0^{\circ}\text{C}$ , otherwise backlight may be blinking for a moment after turning on or not be able to turn on. The open voltage should be measured after ballast capacitor. If an inverter has shutdown function it should keep its open voltage. for longer than 1 second even if lamp connector is open.

**Note 5:** Calculator value for reference ( $\text{ICFL} \times \text{VCFL} = \text{PCFL}$ )


## 8 Timing Control

### 8.1 Timing Characteristics

This is the signal timing required at the input of the user connector . All of the interface signal timing should be satisfied with the following specifications .

ITEM	Symbol		Min	Typ	Max	Unit	Note
DCLK	Frequency	$f_{CLK}$	TBD	68.9	TBD	MHz	
$H_{sync}$	Period	$t_{HP}$	TBD	1408	TBD	$t_{CLK}$	
	Width	$t_{WH}$	TBD	32	TBD		
	Active	$t_{WHA}$	1280	1280	1280		
$V_{sync}$	Period	$t_{VP}$	TBD	816	TBD	$t_{HP}$	
	Width	$t_{WV}$	TBD	4	TBD		
	Active	$t_{WVA}$	800	800	800		
Data Enable	Horizontal back porch	$t_{HBP}$	TBD	147	TBD	$t_{CLK}$	
	Horizontal front porch	$t_{HFP}$	TBD	21	TBD		
	Vertical back porch	$t_{VBP}$	TBD	8	TBD	$t_{HP}$	
	Vertical front porch	$t_{VFP}$	TBD	4	TBD		

### 8.2 Timing Definition



(C) Copyright AU Optonics

Dec., 2003 All Rights Reserved.

B121EW01 V.1 Ver.01

No Reproduction and Redistribution Allowed.

14/19

## 9.0 Power Consumption

Input power specifications are as follows;


Symbol	Parameter	Min	Typ	Max	Units	Condition
<b>Module</b>						
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Load Capacitance 20uF
PDD	VDD Power		TBD		[Watt]	All Black Pattern
PDD Max	VDD Power max			TBD	[Watt]	Max Pattern <b>Note</b>
IDD	IDD Current		TBD		mA	64 Grayscale Pattern
IDD Max	IDD Current max			TBD	mA	Vertical stripe line Pattern <b>Note</b>
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	[mV] p-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	[mV] p-p	
<b>Lamp</b>						
ICFL	CCFL current	3.0	6.0	7.0	[mA] rms	(Ta=25°C)
VCFL	CCFL Voltage (Reference)	—	TBD	—	[Volt] rms	(Ta=25°C)
PCFL	CCFL Power consumption	—	TBD	—	[Watt]	(Ta=25°C)
<b>Total Power Consumption</b>	5.0 Watt (w/o Inverter, All black pattern) @ LCM circuit 1.5 Watt(typ.), B/L input 3.5 Watt(typ.)					

**Note : VDD=3.3V**

## 10. Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.

Sequence of Power-on/off and signal-on/off



Apply the lamp voltage within the LCD operating range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal.



## 11.0 Reliability /Safety Requirement

### Reliability Test Conditions

Items	Required Condition
Temperature Humidity Bias	40°C/90%,240Hr
High Temperature Operation	50°C/Dry,240Hr
Low Temperature Operation	0°C,240Hr
Continuous Life	25°C ,2000 hours
On/Off Test	ON/30 sec. OFF/30sec., 30,000 cycles
Hot Storage	60°C/40% RH ,240 hours
Cold Storage	-20°C/50% RH ,240 hours
Thermal Shock Test	-20°C/30 min ,60°C/30 min 100cycles
Hot Start Test	50°C/1 Hr min. power on/off per 5 minutes, 5 times
Cold Start Test	0°C/1 Hr min. power on/off per 5 minutes, 5 times
Shock Test (Non-Operating)	200G, 3ms, Half-sine wave
Vibration Test (Non-Operating)	Sinusoidal vibration, 1.5G zero-to-peak, 10 to 500 Hz, 0.5hr in each of three mutually perpendicular axes.
ESD	Contact : operation ±8KV / non-operation ±10KV Air : operation ±15KV / non-operation ±20KV
Altitude Test	10000 ft / operation / 8Hr 30000ft / non-operation / 24r
Maximum Side Mount Torque	2.5kgf.cm .


CCFL Life : 10,000 hours minimum

MTBF(Excluding the CCFL) : 30,000 hours with a confidence level 90%

### 11.2 Safety

UL1950

## 12 . Outline drawing



(C) Copyright AU Optronics

Dec., 2003 All Rights Reserved.

B121EW01 V.1 Ver.01

No Reproduction and Redistribution Allowed.

18/19

