

**Approval** 

## **TFT LCD Approval Specification**

## MODEL NO.: N154Z1 - L01

Customer :	
Approved by :	
Note:	

記錄	工作	審核	角色	投票
2007-05-10 14:56:36 CST	Approve by Dept. Mgr.(QA RA)	yuan_chan(趙俊淵/52760/54760)	Department Manager(QA RA)	Accept
2007-05-09 23:15:28 CST	Approve by Director	wy_li(李汪洋/44701)	Director	Accept
2007-05-04 16:29:42 CST	Approve by Director	jy_wu(吳震乙/56360/54952)	Director	Accept
2007-05-03 19:38:55 CST	Approve by Director	kf_huang(黃崑峰 /56620/54380/14906/25075)	Director	Accept



### **Approval**

- CON I REVISION HISTORY	ENIS -	3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT		5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT		7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT		11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.5 EDID DATA STRUCTURE 5.6 EDID SIGNAL SPECIFICATION		12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		20
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		22
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS		25
9. PACKING 9.1 CARTON 9.2 PALLET		27
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CMO CARTON LABEL		28
11. OUTLINE DIMENSION DRAWING		29



**Approval** 

#### **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver 2.0	Feb. 08,'06	All	All	Approval Specification was first issued.
Version Ver 2.0 Ver 2.1	Date Feb. 08,'06 Apr. 30,'07	Page (New)		Description  Approval Specification was first issued.  Modify module drawing.



**Approval** 

#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N154Z1 - L01 is a 15.4" TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1680 x 1050 Wide-WSXGA+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

#### 1.2 FEATURES

- Thin and High Brightness
- WSXGA+ (1680 x 1050 pixels) resolution
- DE only mode
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 2.5V logic operation
- Single CCFL
- Meet RoHS requirement

#### 1.3 APPLICATION

- TFT LCD Notebook

#### 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	331.128 (H) x 206.955 (V) (15.4 inch Diagonal)	mm	(1)
Bezel Opening Area	335 (H) x 210.7 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1680 x 3 (RGB) x 1050	pixel	-
Pixel Pitch	0.1971 x 0.1971	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Antiglare (2H)	-	_

#### 1.5 MECHANICAL SPECIFICATIONS

Ite	Item		Тур.	Max.	Unit	Note
	Horizontal (H)	343.5	344	344.5	mm	
Module Size	Vertical (V)	221.5	222	222.5	mm	(1)
	Depth (D)		6.2	6.5	mm	
Weight			560	575	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

#### **Approval**

#### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Storage Humidity	H <sub>ST</sub>	10	90	%	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)
Operating Humidity	H <sub>OP</sub>	20	90	%	(1), (2)
Shock (Non-Operating)	H <sub>ST</sub>	-	220/2	G/ms	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.5	G	(4), (5)

Note (1) Temperature and relative humidity range is shown below.


- (a) 90 %RH Max. (Ta 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.

#### **Relative Humidity (%RH)**



- Note (2) The ambient temperature means the temperature of panel surface.
- Note (3) 1 time for  $\pm$  X,  $\pm$  Y,  $\pm$  Z. for Condition (220G / 2ms) is half Sine Wave.
- Note (4) 10 ~ 200 Hz, 0.5 Hr / Cycle, 1 cycles for each X, Y, Z axis.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:





**Approval** 

#### 2.2 ELECTRICAL ABSOLUTE RATINGS

#### 2.2.1 TFT LCD MODULE

		Va	lue		
Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	$V_{CC}$	-0.3	+4.0	V	(1)
Logic Input Voltage	$V_{IN}$	-0.3	V <sub>CC</sub> +0.3	V	(1)

#### 2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Lamp Voltage	$V_{L}$	-	2.5K	$V_{RMS}$	$(1)$ , $(2)$ , $I_L = 6.0 \text{ mA}$
Lamp Current	IL	3	7.0	$mA_{RMS}$	(1) (2)
Lamp Frequency	$F_L$	40	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to 3.2 for further information).



Approval

#### 3. ELECTRICAL CHARACTERISTICS


#### 3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value	Unit	Note	
Faramet	.CI	Symbol	Min.	Тур.	Max.	Offic	NOLE
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-
Ripple Voltage		$V_{RP}$		50		mV	-
Rush Current					1.5	Α	(2)
Power Supply Current	White	Lcc		390	450	mA	(3)a
Fower Supply Current	Black	LCC		530	590	mA	(3)b
Logical Input Voltage	"H" Level	$V_{IL}$			+100	mV	-
Logical Input Voltage	"L" Level	$V_{IH}$	-100			mV	-
Terminating Resistor		R⊤		100		Ohm	
Power per EBL WG		P <sub>EBL</sub>	-	3.79	-	W	(4)

Note (1) The module should be always operated within above ranges.

#### Note (2) Measurement Conditions:



#### Vcc rising time is 470us






**Approval** 

Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta =  $25 \pm 2$  °C,  $f_v = 60$  Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area

b. Black Pattern



Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.


- (a) Vcc = 3.3 V,  $Ta = 25 \pm 2 \,^{\circ}\text{C}$ ,  $f_v = 60 \,\text{Hz}$ ,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from <u>Sumida or Delta</u>. Please contact them for detail information. CMO doesn't provide the inverter in this product.

#### 3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Parameter	Cymbol		Value	Unit	Note		
Parameter	Symbol	Min.	Тур.	Max.	Offic	note	
Lamp Input Voltage	$V_L$	630	700	770	$V_{RMS}$	$I_{L} = 6.0 \text{ mA}$	
Lamp Current	I.	2.0	6.0	6.5	mA <sub>RMS</sub>	(1),(2)	
Lamp Current	ΙL	3.0	0.0	0.5	IIIARMS	(1),(3)	
Lamp Turn On Voltage	Vs		1140	(25 °C)	$V_{RMS}$	(4)	
Lamp rum on voltage			1580	(0 °C)	$V_{RMS}$	(4)	
Operating Frequency	$F_L$	40		80	KHz	(5)	
Lamp Life Time	$L_BL$	15,000			Hrs	(7)	
Power Consumption	$P_L$		4.2		W	$(4)$ , $I_L = 6.0 \text{ mA}$	

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:





**Approval** 

- Note (2) for burst mode inverter design
- Note (3) for continuous mode inverter design
- Note (4) The voltage shown above should be applied to the lamp for more than 1 second after startup.

  Otherwise the lamp may not be turned on.
- Note (5) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (6)  $P_L = I_L \times V_L$ 

- Note (7) The lifetime of lamp can be defined as the time in which it continues to operate under the condition Ta = 25  $\pm 2$  °C and I<sub>L</sub> = 6.0 mArms until one of the following events occurs:
  - (a) When the brightness becomes or lower than 50% of its original value.
  - (b) When the effective ignition length becomes or lower than 80% of its original value. (Effective ignition length is defined as an area that has less than 70% brightness compared to the brightness in the center point.)
- Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.


The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter, which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.



Approval

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within  $2 \pm 10\%$ ;
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.



\* Asymmetry rate:

$$|I_{p} - I_{-p}| / I_{rms} * 100\%$$

\* Distortion rate


$$I_p (or I_{-p}) / I_{rms}$$




**Approval** 

#### 4. BLOCK DIAGRAM

#### 4.1 TFT LCD MODULE



#### 4.2 BACKLIGHT UNIT





**Approval** 

#### 5. INPUT TERMINAL PIN ASSIGNMENT


#### 5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	$V_{EDID}$	DDC 3.3V Power		
5	NC	Non-Connection		
6	CLK <sub>EDID</sub>	DDC Clock		
7	DATA <sub>EDID</sub>	DDC Data		
8	RXO0-	LVDS Differential Data Input (Odd)	Negative	
9	RXO0+	LVDS Differential Data Input (Odd)	Positive	
10	Vss	Ground		
11	RXO1-	LVDS Differential Data Input (Odd)	Negative	
12	RXO1+	LVDS Differential Data Input (Odd)	Positive	
13	Vss	Ground		
14	RXO2-	LVDS Differential Data Input (Odd)	Negative	
15	RXO2+	LVDS Differential Data Input (Odd)	Positive	
16	Vss	Ground		
17	RXOC-	LVDS Clock Data Input (Odd)	Negative	
18	RXOC+	LVDS Clock Data Input (Odd)	Positive	
19	Vss	Ground		
20	RxE0-	LVDS Differential Data Input (Even)	Negative	
21	RxE0+	LVDS Differential Data Input (Even)	Positive	
22	Vss	Ground		
23	RxE1-	LVDS Differential Data Input (Even)	Negative	
24	RxE1+	LVDS Differential Data Input (Even)	Positive	
25	Vss	Ground		
26	RxE2-	LVDS Differential Data Input (Even)	Negative	
27	RxE2+	LVDS Differential Data Input (Even)	Positive	
28	Vss	Ground		
29	RXEC-	LVDS Clock Data Input (Even)	Negative	
30	RXEC+	LVDS Clock Data Input (Even)	Positive	

Note (1) Connector Part No.: JAE-FI-XB30SL-HF10 or equivalent

Note (2) User's connector Part No: JAE-FI-X30C2L or equivalent

Note (3) The first pixel is odd as shown in the following figure.





**Approval** 


#### 5.2 BACKLIGHT UNIT


Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	Black

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

#### 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL







Approval

#### 5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

	rous data iriput.								[	Data	Sign	al							
	Color			Re	ed					Gre						BI	ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	;	;	;	;	:	;	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Crov	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray Scale	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Of	:	:	:	:	:		:	:	:	:	:	:		:	:	:		:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	: 0	0	0
Green	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale																		<b>'</b>	.
Of	:	:	:		:			:	:	:	:	:		:	:			:	
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
Diac	Blue(62)	ő	ő	0	Ö	ő	ő	ő	0	ő	Ö	ő	ő	i	1	1	1	1	Ö
	Blue(63)	ő	ő	0	0	ő	ő	ő	0	0	0	0	0		1	1		1	1
	12.40(00)	U		U	U						J	U		_ '		L '			

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

#### 5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #		lay and FPDI standards.	Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMO")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111
10	0A	ID product code	20	00100000
11	0B	ID product code	15	00010101
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	00	00000000
17	11	Year of manufacture (fixed year code)	00	00000000
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("3")	03	00000011
20	14	Video I/P definition ("digital")	80	10000000
21	15	Max H image size ("33.12 cm")	21	00100001
22	16	Max V image size ("20.7 cm")	14	00010100
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	0A	00001010
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	77	01110111
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	F1	11110001
27	1B	Red-x (Rx = "0.626")	A0	10100000
28	1C	Red-y (Ry = "0.355")	5A	01011010
29	1D	Green-x (Gx = "0.294")	4B	01001011
30	1E	Green-y (Gy = "0.589")	96	10010110
31	1F	Blue-x (Bx = "0.144")	24	00100100
32	20	Blue-y (By = "0.097")	18	00011000
33	21	White-x (Wx = "0.309")	4F	01001111
34	22	White-y (Wy = "0.329")	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001



**Approval** 

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	0000001
44	2C	Standard timing ID # 4	01	0000001
45	2D	Standard timing ID # 4	01	0000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7	01	0000001
51	33	Standard timing ID # 7	01	0000001
52	34	Standard timing ID # 8	01	0000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("119 MHz")	7C	01111100
55	37	# 1 Pixel clock (hex LSB first)	2E	00101110
56	38	# 1 H active ("1680")	90	10010000
57		# 1 H blank ("160")	A0	10100000
58		# 1 H active : H blank ("1680 : 160")	60	01100000
59		# 1 V active ("1050")	1A	00011010
60		# 1 V blank ("30")	1E	00011110
61		# 1 V active : V blank ("1050 : 30")	40	01000000
62		# 1 H sync offset ("48")	30	00110000
63		# 1 H sync pulse width ("32")	20	00100000
64	_	# 1 V sync offset : V sync pulse width ("3 : 6")	36	00110110
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 3 : 6")	00	00000000
66	42	# 1 H image size ("331.2 mm")	4B	01001011
67	43	# 1 V image size ("207.0 mm")	CF	11001111
68	44	# 1 H image size : V image size ("331.2 : 207")	10	00010000
69		# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71		# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N154Z1-L01", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("5")	35	00110101
80	50	# 2 4th character of name ("4")	34	00110100
81	51	# 2 5th character of name ("Z")	5A	01011010
82	52	# 2 6th character of name ("1")	31	00110001
83	53	# 2 7th character of name ("-")	2D	00101101
84	54	# 2 8th character of name ("L")	4C	01001100
85	55	# 2 9th character of name ("0")	30	00110000



**Approval** 

	ı			T
86	56	# 2 10th character of name ("1")	31	00110001
87	57	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
88	58	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
89	59	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("O")	4F	01001111
98	62	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
99	63	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
100	64	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
101	65	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
102	66	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
103	67	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
104	68	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
105	69	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
106	6A	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
107	6B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N154Z1-L01", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("5")	35	00110101
116	74	# 4 4th character of name ("4")	34	00110100
117	75	# 4 5th character of name ("Z")	5A	01011010
118	76	# 4 6th character of name ("1")	31	00110001
119	77	# 4 7th character of name ("-")	2D	00101101
120	78	# 4 8th character of name ("L")	4C	01001100
121	79	# 4 9th character of name ("0")	30	00110000
122	7A	# 4 10th character of name ("1")	31	00110001
123	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010
124	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
125	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	FD	11111101




**Approval** 

#### 5.6 EDID SIGNAL SPECIFICATION

#### (1) EDID Power

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcc	Read Operation	2.2		5.5	V



#### (2) DC characteristics

		Symbol	Min.	Max.	Unit	Index	
SCL, SDA	High Voltage	VIH	0.7×Vcc	_	V		
terminal input voltage	Low Voltage	VIL	_	0.3×Vcc	V		
Hysteresis Vo	Itage	VHYS	0.05 VCC		V		
Output Voltage		VOL1 VOL2	_	0.4 0.6	V	IOL=3mA, CC=2.5V IOL=6mA, CC=2.5V	
Input Leak current (Vin =0.1V~VCC)		ILI	-10 -10	10 50	uA	WP=VSS WP=VCC	
Output Leak cu	urrent	ILO	-10	10	uA	Vout =0.1V~VCC, WP=VSS	
Terminal capacity(Inp	out, Output)	Cin, Cout	_	10	pF	VCC=5.0V Ta=25 <sup>0</sup> C, Fclk=1.0MHz	
Operating cur	rent	ICC Write ICC Read	_	3 1	mA	VCC=5.5V, SCL=400KHz	
(SDA=SCL=V	Stillness current SDA=SCL=VCC) /SS,A0,A1,A2=VSS)		_	30 100	uA	VCC=3.0V VCC=5.5V	



**Approval** 

#### (3) AC characteristics (VCC=2.5~5.5V standard operation mode)

Item	Symbol	VCC=2. (Standard mo	(High-	ration			
		Min.	Max.	Min.	Max.	Unit	Index
Clock frequency	Fclk		100	_	400	KHz	
Clock High Time	THIGH	4000	_	900	_	ns	
Clock Low Time	TLOW	4700	_	1300		ns	
SDA, SCL falling time	TR	_	1000	_	300	ns	
SDA, SCL rising time	TF	_	300	_	300	ns	
START hold time	THD: STA	4000	_	600	_	ns	
START setup time	TSU: STA	4700	_	600	_	ns	
Data input hold time	THD: Data	0		0	_	ns	
Data input setup time	TSU: Data	250	_	100	_	ns	
STOP setup time	TSU: STO	4700	_	600	_	ns	
Output decision time from a clock	TAA	_	3500	100	900	ns	
Bus free time	TBUF	4700	_	1300	_	ns	
Rising time of Min VIH, VIL	TOF	_	250	20	250	ns	CB 100pF
Spike oppression	TSP	_	50		50	ns	
A write-in cycle time	TWR	_	10	_	10	ms	Byte and page mode
The number of times of data rewriting	_	1M	_	1M	_	cycles	VCC=5.0V Ta=25 <sup>0</sup> C,

**Approval** 

#### 6. INTERFACE TIMING

DE

#### 6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	59.6	67.5	MHz	(2)
	Vertical Total Time	TV	1057	1080	1090	TH	-
DE	Vertical Active Display Period	TVD	1050	1050	1050	TH	-
DE	Horizontal Total Time	TH	890	920	1010	Tc	(2)
	Horizontal Active Display Period	THD	840	840	840	Tc	(2)

**INPUT SIGNAL TIMING DIAGRAM** 


Note (1) Because of this module is operated by DE only mode, Hsync and Vsync are ignored.

(2) 2 channels LVDS input.

# TVD TH



#### 6.2 POWER ON/OFF SEQUENCE





**Approval** 

#### Timing Specifications:

0.5 t1 10 m
-------------

0 t2 50 ms

0 t3 50 ms

t4 500 ms

t5 200 ms

t6 200 ms

Note (1) Please avoid floating state of interface signal at invalid period.

Note (2) When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.

Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.

Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time had better to follow

t7 5 msec



Approval

#### 7. OPTICAL CHARACTERISTICS

#### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	$V_{CC}$	3.3	V				
Input Signal	According to typical v	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
Inverter Current	IL	6.0	mA				
Inverter Driving Frequency	$F_L$	55	KHz				
Inverter	Sumida H05-4915						

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (5).


#### 7.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		350	500		-	(2), (5)
Response Time		$T_R$		-	4	9	ms	(3)
Response fille		$T_{F}$		-	12	17	ms	(3)
Average Luminance of White		L <sub>AVE</sub>		170	200		cd/m <sup>2</sup>	(4), (5)
	Red	Rx			0.596		(1), (5)	
	Reu	Ry			0.337			(1)
Color Chromaticity	Green	Gx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.322			
		Gy	Viewing Normal	TYP	0.531	TYP		
	Blue	Bx	Angle	-0.03	0.152	+0.03		
		Ву			0.134			
	White	Wx			0.313			
		Wy			0.329			
	Color Gamut	C.G%		42	45	-		(7)
White Variation	n of 5 Points	$\delta W_{5p}$	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	-	-	%	(E) (C)
White Variation	of 13 Points	$\delta W_{13p}$	(BM-5A)	65	-	-	%	(5),(6)
	Horizontal	$\theta_x$ +		50	60			
Violeina Analo	ПОПДОПІАІ	$\theta_{x}$ -	OD: 40	50	60		Dog	(1), (5)
Viewing Angle	Vertical	$\theta_{Y}$ +	CR≥10	30	40		Deg.	
	vertical	$\theta_{Y}$ -		50	60			





#### Note (1) Definition of Viewing Angle ( $\theta x$ , $\theta y$ ):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(5)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

#### Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):





**Approval** 

Note (4) Definition of Average Luminance of White (L<sub>AVE</sub>):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

#### Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points

$$\delta W_{5p} = \text{Minimum [L (10)+ L (11)+ L (12)+ L (13)+ L (5)]} / \text{Maximum [L (10)+ L (11)+ L (12)+ L (13)+ L (5)]} \\ \delta W_{13p} = \text{Minimum [L (1) ~ L (13)]} / \text{Maximum [L (1) ~ L (13)]}$$





**Approval** 

Note (7) Definition of color gamut (C.G%):


C.G%= R G B /  $R_0 G_0 B_0,*100\%$ 

 $R_0$ ,  $G_0$ ,  $B_0$ : color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 $R_0 \ G_0 \ B_0$ : area of triangle defined by  $R_0, \ G_0, \ B_0$ 

R G B: area of triangle defined by R, G, B





**Approval** 

#### 8. PRECAUTIONS

#### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) To assemble or install module into user's system can be only in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) It's not permitted to have pressure or impulse on the module because the LCD panel and Backlight will be damaged.
- (4) Always follow the correct power sequence when LCD module is connecting and operating. This can prevent damage to the CMOS LSI chips during latch-up.
- (5) Do not pull the I/F connector in or out while the module is operating.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) It is dangerous that moisture come into or contacted the LCD module, because moisture may damage LCD module when it is operating.
- (9) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (10) When ambient temperature is lower than 10°C may reduce the display quality. For example, the response time will become slowly, and the starting voltage of CCFL will be higher than room temperature.


#### **8.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




#### 9. PACKING

#### 9.1 CARTON



#### 9.2 PALLET






**Approval** 


#### 10. DEFINITION OF LABELS

#### 10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N54Z1 L01
- (b) Revision: Rev. XX, for example: A1, ..., C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009


Month: 1~9, A~C, for Jan. ~ Dec.


Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product

#### 10.2 CARTON LABEL









SCALE 2 : 1 DATAIL A

NOTES:

1."\*" MARKS THE DESIGN CRITICAL DIMENSION.

2." @" MARKS THE PROCESS CRITICAL DIMENSION.

3.MAX.SCREW LENGTH: 2.5 mm.

4.MAX.SCREW TORQUE: 2.0 kgf-cm.

5.SIGNAL INTERFACE CONNECTOR: FI-XB30SL-HF10 (JAE)

6.CCFL CONNECTOR: BHSR-02VS-1 (JST)

	1	2				
rk	Description	Date	Changed_By	Approved_By	ECN No.	Remark
7	責點位置變更	02-26-2007	YEHH	CLIFF_TSAI	EA0016456	

Proser YEH Material NA Sheet 1,7 A AD
Designer ERIC CHAMS Date 26-EEE-2017 Scale 31 Unitum (1997)

CHI MEI
DETERMENTATION AL MASH'S RESERVED, CHITME FIRBILIEN.