

A025CN04 V0 Product Spec	Version	0.1
	Page	1/64

CUSTOMER APPROVAL SHEET

CUSTOMER	
MODEL	A025CN04 V0
CUSTOMER	Please sign here
APPROVED	

APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0.1)

AUO

Sales	PM	BU Head
	* Part No.: 97.02A39.000	



A025CN04 V0 Product Spec	Version	0.1
	Page	2/64

Doc. version:	0.1
Total pages:	62
Date:	2008/09/16

Product Specification 2.5" COLOR TFT-LCD MODULE

Model Name: A025CN04 V0

Planned Lifetime: From 2008/Aug To 2011/Dec
Phase-out Control: From 2011/Jul To 2011/Dec
EOL Schedule: 2011/Dec

< ◆ > Preliminary Specification

< > Final Specification



A025CN04 V0 Product Spec	Version	0.1
	Page	3/64

Record of Revision

Vorcian	Davias Dats	Dese	Contact
Version	Revise Date	Page	Content
0.0	2008/6/26		First draft
		6	Update product weight,outline dimension, and surface treatment spec.
		11	Update Electrical characteristics
		12	Update 3.4 Backlight driving conditions
		14-25	Update Input timing format
0.1	2008/9/16	46	Update chromaticity, uniformity, and view angle spec
		47	Update note.7 definition of viewing angle
		49	Update note.3 protection film(s) need to be removed before test.
		52	Update F. outline dimension(add a note on the back view of LCD module drawing)

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025CN04 V0 Product Spec	Version	0.1
	Page	4/64

Contents

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	11
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.2 Electrical characteristics (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	12
3.4 Backlight driving conditions	12
4. Input timing AC characteristic	13
5. Input timing format	14
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	14
5.2 UPS052 timing	17
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5	5) 17
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5) .	17
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.3 CCIR656 Timing	21
5.3.1 CCIR656 decoding	21
5.3.2 CCIR656 NTSC	
5.3.3 CCIR656 PAL	
5.4 YUV 720 and YUV 640 timing	
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.9 Fig.11)	24
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.9 Fig.11)	
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.10 Fig.11)	
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.10 Fig.11)	25
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	
Serial control interface AC characteristic	
6.1 Timing chart	
6.2 The configuration of serial data at SDA terminal is at below	
6.3 Register table	
6.4 Register description	
C. Optical Specification (Note1, Note 2 and Note 3)	
D. Reliability Test Items	
E. Packing form	
F. Outline dimension	53

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A025CN04 V0 Product Spec	Version	0.1
	Page	5/64

S. Application note	54
1. Application circuit	54
1.1 With internal LED driver circuit	54
1.2 With external LED driver circuit	55
2. Power on/off sequence	56
2.1 Power on (Standby Disabling)	56
2.2 Power off (Standby Enabling)	57
3. Recommended power on/off serial command settings	58
3.1 UPS051	58
3.2 UPS052 320 mode	59
3.3 UPS052 360 mode	60
3.4 CCIR656	61
3.5 YUV 720	62
3.6 YUV 640	63
4. Power generation circuit	64



A025CN04 V0 Product Spec	Version	0.1
	Page	6/64

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	480(W) x 240(H)	
2	Active area (mm)	49.92x37.44	
3	Screen size (inch)	2.46 (Diagonal)	
4	Dot pitch (um)	104x156	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	59.63 x 42.94x2.6	Note 1
7	Weight (g)	10.9 typ	
8	Panel surface treatment	Hard Coating / 3H	

Note 1: Refer to F. Outline Dimension



A025CN04 V0 Product Spec	Version	0.1
	Page	7/64

B. Electrical specifications

1. Pin assignment

Pin no	Symbol	I/O	I/O Structure	Description	Remark
1	VCOM	ı	-	Panel common voltage	
2	CS	I	Type 3	Serial command enable	
3	SDA	I	Type 2	Serial command data input	
4	SCL	I	Type 1 Serial command clock input		
5	HSYNC	I	Type 1 Horizontal sync input		
6	VSYNC	I	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1	Data input	
15	D0	I	Type 1	e 1 Data input; LSB	
16	GND	Р	-	Ground for digital circuit	
17	VDD	Р	-	System power	3.0V~3.6V
18	DVDD	С	-	Power setting capacitor connect pin	
19	V1	С	-	Power setting capacitor connect pin	
20	V2	С	-	Power setting capacitor connect pin	
21	V3	С	-	Power setting capacitor connect pin	
22	V4	С	-	Power setting capacitor connect pin	
23	VDD2	С	-	Power setting capacitor connect pin	
24	V5	С	-	Power setting capacitor connect pin	
25	V6	С	-	Power setting capacitor connect pin	
26	VDD3	С	-	- Power setting capacitor connect pin	
27	VDD5	С	- Power setting capacitor connect pin		
28	V7	С	- Power setting capacitor connect pin		
29	V8	С	- Power setting capacitor connect pin		
30	VGH	С	-	Power setting capacitor connect pin	
31	VGL	С	-	Power setting capacitor connect pin	
32	AGND	Р	-	Ground for analog circuit	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025CN04 V0 Product Spec	Version	0.1
	Page	8/64

33	FRP	0	Type 4	Frame polarity output for VCOM	
34	COMDC	0	Type 5	VCOM DC voltage output pin	
35	VCAC	С	-	Power setting capacitor for VCOM AC	
36	DRV	0	Type 6	VLED boost transistor driving signal	
37	VLED	Р	-	LED power anode	
38	FB	Р	Type 7	LED power cathode	
39	VCOM	I	-	Panel common voltage	

I : Input, O : Output, C : Capacitor, P : Power, D : Dummy

Note: Definition of scanning direction, Refer to figure as below:








A025CN04 V0 Product Spec	Version	0.1
	Page	9/64


I/O Pin Structure:


Pull high/low resistor is $700k\Omega$



















A025CN04 V0 Product Spec	Version	0.1
	Page	10/64

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	V	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	٧	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
Charra Duran	V2	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	V	
voitage	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	-25	70	$^{\circ}\!\mathbb{C}$	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\! C$	Ambient temperature



A025CN04 V0 Product Spec	Version	0.1
	Page	11/64

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Ite	Item Symbol Min. Typ. Max.		Unit	Remark			
Powers	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	V_{IH}	0.7* VDD	1	VDD	V	
Signal	L Level	V_{IL}	GND	-	0.3* VDD	V	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

3.2 Electrical characteristics (GND=AGND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I_{DD}	V -2 2V		4		mA	Note 1
for V _{DD}	I _{DD(STANDBY)}	V_{DD} =3.3 V		20		uA	Note 1
DC DC voltage	V_{GH}	$V_{DD}=3.3V$	14.5	15	15.5	V	Note 2
DC-DC voltage	V_{GL}	V_{DD} =3.3 V	-10.5	-10	-9.5	V	Note 2
VCOM voltage	$V_{\sf CAC}$	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	V _{CDC}	-		0.54		V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.



A025CN04 V0 Product Spec	Version	0.1
	Page	12/64

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.


Pin name	Recommended value of capacitors (μF)	Withstanding voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.4 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.[Note1]	Unit	Remark
Backlight Current			25	27.5	mA	Note2
Backlight voltage	V _L		3.2	-	V	
Feedback voltage	V_{FB}	-	0.6	-	V	

Note1: To consider LED driver and feedback resistor tolerance.

Note2: If using LCD internal LED driver controller the maximum setting should be typical value. Ta=25℃







A025CN04 V0 Product Spec	Version	0.1
	Page	13/64

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
CLK time	t _{DCLK}	33	-	188	ns	
DCLK width	t _{cw}	16.5	-	94	ns	D _{cw} =50%
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6H		





t_H means: HSYNC period



A025CN04 V0 Product Spec	Version	0.1
	Page	14/64

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

	Parameter		Symbo	Min.	Тур.	Max.	Unit.	Remark
DCLK fre	equency		1/t _{DCLK}	8.43 9.71 12.69		12.69	MHz	
	Period		t _H	580	617	765	t _{DCLK}	
	Display perio	od	t _{hd}		480		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	20	30	255	t _{DCLK}	Note 1
	Front porch		t _{hfp}	80	107	30	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	t _{hbp} - 1	t _{DCLK}	
	Period	Odd	Odd , o4		262.5	276.5	t _H	
	renou	Even	t _V 242.5					
	Display	Odd	+ .		240		4	
	period	Even	t _{vd}		240		t _H	
	Paak narah	Odd	4	1	21	31	4	Note 2
VSYNC	Back porch	Even	t _{vb}	1.5	21.5	31.5	t _H	Note 2
	Frant narah	Odd		1.5	1	5.5		
	Front porch	Even	t _{vfp}	1	1	5	t _H	
	Dula a vii altla	Odd		41	41	Ct		
	Pulse width	Even	t _{vsw}	1t _{DCLK}	1t _{DCLK}	6t _H		
	1 frame			485	525	553	t _H	

- Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.
- Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



A025CN04 V0 Product Spec	Version	0.1
	Page	15/64

Invalid data $\mathfrak{t}_{ ext{hfp}}$ Δ α UPS051 Input Horizontal Data Sequence Fig.1 UPS051 Input Horizontal Timing Chart \Box α G α Δ Ω Δ Q α t_{hd} α Δ Ω Ω α G $\underline{\alpha}$ ${f t}_{
m hbp}$ Ω മ α G Invalid data $\mathsf{t}_{ ext{hsw}}$ Line 1,3,5.. 239 Line 2,4,6.. 240 HSYNC HSYNC DCLK Data



A025CN04 V0 Product Spec	Version	0.1
	Page	16/64




Fig.3 UPS051 Input Vertical Timing Chart



A025CN04 V0 Product Spec	Version	0.1
	Page	17/64

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK F	requency		1/t _{DCLK}	20.54	24.535	30	MHz	
	Period		t _H	1306	1560	1907	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}	
	Front porch		t _{hfp}	24	39	372	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	- t _V	242.5	262.5	450.5	t _H	
	Feriod	Even	ι _ν	242.0	202.0	400.0	ч	
	Display period	Odd	†	240			t _H	
	Display period	Even	t _{vdisp}					
	Back porch	Odd	+.	1	21	31	t _H	
VSYNC	Back poicii	Even	t _{vbp}	1.5	21.5	31.5	ч	
	Front porch	Odd		1.5	1.5	179.5	+	
	From porch	Even	t _{vfp}	1	1	179	t _H	
	Pulse width Odd	Odd	+	1+	1+	6 t _H		
Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	O tH			
	1 frame			485	525	901	t _H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symb	Min.	Тур.	Max.	Unit.	Remark	
DCLK F	requency		1/t _{DCLK}	20.4 24.375 3		30	MHz		
	Period		t _H	1306	1560	1920	t _{DCLK}		
	Display period		t _{hdisp}		1280		t _{DCLK}		
HSYNC	Back porch		t _{hbp}	3	241	255	t _{DCLK}		
	Front porch		t _{hfp}	23	39	385	t _{DCLK}		
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}		
	Period	Odd	t.	t _V	292.5	312.5	450.5	t _H	
		Even			0.2.0		•11		
	Display period	Odd	t _{vdisp}	288			t _H		
	Biopiay poriod	Even	vaisp						
	Back porch	Odd	t _{vbp}	3	24	34	t _H		
VSYNC	Back pereir	Even	чор	3.5	24.5	34.5	Ч		
	Front porch	Odd	+ .	1.5	0.5	128.5	t _H		
	Even	Even	t _{vfp}	1	0	128	чн		
	Pulse width Odd	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H				
ruise widtii		Even	LVSW	' 'DCLK	1 UCLK	о ₄ н			
	1 frame			585	625	901	t _H		



A025CN04 V0 Product Spec	Version	0.1
	Page	18/64

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency		-	23	27	30	MHz	Roman	
Period		1/t _{DCLK}	1466	1716	1907	t _{DCLK}		
	Display period		t _{hdisp}	1400	1440	1007	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}	
	Front porch		t _{hfp}	24	35	212	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450.5	t _H	
		Even	ιγ					
	Display period	Odd	+	240		t _H		
		Even	t _{vdisp}	240				
	Book norsh	Odd	+	1	21	31	4	
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	
	_ Odd	4	1.5	1.5	179.5	4		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	Doda o di III	Odd	4	1 +	1 +	6 +		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	


5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1728	1920	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	241	255	t _{DCLK}	
	Front porch		t _{hfp}	23	47	225	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	1	292.5	312.5	450.5		
		Even	t _V			450.5	t _H	
	Display period	Odd	4		000			
		Even	t _{vdisp}		288		t _H	
		Odd	1	3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
		Odd	4	1.5	0.5	128.5		
	Front porch	Even	t _{vfp}	1	0	128	t _H	
		Odd		4.4	1 t _{DCLK}	1 t _{DCLK} 6 t _H		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}				
	1 frame	•		585	625	901	t _H	



A025CN04 V0 Product Spec	Version	0.1
	Page	19/64

Fig.4 UPS052 Input Horizontal Timing Chart





A025CN04 V0 Product Spec	Version	0.1
	Page	20/64

Valid Data V display **t** 1 field (EVEN) V blanking **ب** 1 frame ₹ Valid Data V display ₹ 1 field (ODD) V blanking HSYNC VSYNC DATA

Fig.5 UPS052 Input Vertical Timing Chart



A025CN04 V0 Product Spec	Version	0.1
	Page	21/64

5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

- FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field
- <XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \oplus H$ $P2=F \oplus H$ $P1=F \oplus V$ $P0=F \oplus V \oplus H$ \oplus : represents the exclusive-OR function


- Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	Н	P3	P2	P1	P0



A025CN04 V0 Product Spec	Version	0.1
	Page	22/64

5.3.2 CCIR656 NTSC



Line Number	F	٧	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video





Fig.7 CCIR656 NTSC Mode Vertical Timing Format



A025CN04 V0 Product Spec	Version	0.1
	Page	23/64

5.3.3 CCIR656 PAL



Line	_	,,,	Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video




Fig.8 CCIR656 PAL Mode Vertical Timing Format



A025CN04 V0 Product Spec	Version	0.1
	Page	24/64

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.9 Fig.11)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1716	1907	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	240	255	t _{DCLK}	
	Front porch		t _{hfp}	34	36	212	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	David	Odd	4	0.40.5	262.5	450.5		
	Period	Even	t _V 24	242.5	12.5 262.5	450.5	t _H	
	Diamless newled	Odd	+		240			
	Display period	Even	t_{vdisp}		240		t _H	
	Daalananah	Odd	+	1	21	31	1	
VSYNC	Back porch	Even	t_{vbp}	1.5	21.5	31.5	t _H	
	Encoder and b	Odd	4	1.5	1.5	179.5		
	Front porch	Even	t _{vfp}	1	1	179	t _H	
	Odd		4.1	4.4				
Pulse width	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.9 Fig.11)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1728	1920	t _{DCLK}	
	Display period		t_{hdisp}		1440		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	240	255	t _{DCLK}	
	Front porch		t _{hfp}	33	48	225	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Even	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Even	t _{vdisp}	288			t _H	
		Odd	1	3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
	Front noneh	Odd	+	1.5	0.5	128.5		
	Front porch	Even	t _{vfp}	1	0	128	t _H	
	Pulse width	Odd Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame	•		585	625	901	t _H	



A025CN04 V0 Product Spec	Version	0.1
	Page	25/64

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.10 Fig.11)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK F	equency		1/t _{DCLK}	20.65	24.535	30	MHz		
	Period		t _H	1314	1560	1907	t _{DCLK}		
	Display period		t _{hdisp}		1280		t _{DCLK}		
HSYNC	Back porch		t _{hbp}	2	240	255	t _{DCLK}		
	Front porch		t _{hfp}	32	40	372	t _{DCLK}		
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}		
	Period	Odd	t _V	242.5	262.5	450.5			
	Period	Even	ιγ			450.5	t _H		
	Display period	Odd	+	0.10		240	240		
	Display period	Even	t _{vdisp}		240		t _H		
	Dools novel	Odd	+	1	21	31			
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H		
	_ , ,	Odd		1.5	1.5	179.5			
	Front porch	Even	t _{vfp}	1	1	179	t _H		
	Darle a california	Odd		4.4	1.1	C 1			
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H			
	1 frame			485	525	901	t _H		


5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.10 Fig.11)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK F	requency		1/t _{DCLK}	20.5	24.375	30	MHz	
	Period		t _H	1314	1560	1920	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	240	255	t _{DCLK}	
	Front porch		t _{hfp}	33	40	385	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	202.5	92.5 312.5	450.5	t _H	
	Period	Even	ιγ	292.0		430.3		
	Display period	Odd	t		288		+	
	Display period	Even	t _{vdisp}		200		t _H	
	Dools name	Odd	+	3	24	34	4	
VSYNC	Back porch	Even	t _{vbp}	3.5	24.5	34.5	t _H	
	Frant narah	Odd	+	1.5	0.5	128.5	4	
	Front porch	Even	t _{vfp}	1	0	128	t _H	
	Dula a sidu	Odd	4	1 +	1.	6 +		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame	•		585	625	901	t _H	



A025CN04 V0 Product Spec	Version	0.1
	Page	26/64

Fig.9 YUV720 Input Horizontal Timing Chart





A025CN04 V0 Product Spec	Version	0.1
	Page	27/64

Valid Data V display **,** 1 field (EVEN) V blanking **t**vbp 1 frame **t**vfp Valid Data V display ζ, 1 field (ODD) V blanking HSYNC VSYNC -DATA

Fig.11 YUV Input Vertical Timing Chart



A025CN04 V0 Product Spec	Version	0.1
	Page	28/64

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$


 $G_n \! = \! 1.164^* \! [(Y_{2n-1} \! + \! Y_{2n})/2 \! - \! 16] - 0.813^* \! (C_{rn} \! - \! 128) - 0.392^* \! (C_{bn} \! - \! 128)$

 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$




A025CN04 V0 Product Spec	Version	0.1
	Page	29/64

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{so}	50	-	-	ns
Serial data input setup Time	t _{S1}	50	-		ns
CS input hold Time	t _{H0}	50	-	-	ns
Serial data input hold Time	t _{H1}	50	-	-	ns
SCL pulse low width	t _{W1L}	50	-	-	ns
SCL pulse high width	t _{W1H}	50	-	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A025CN04 V0 Product Spec	Version	0.1
	Page	30/64

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W	Address									DA	TA			

Write Mode:





A025CN04 V0 Product Spec	Version	0.1
	Page	31/64

6.3 Register table

- When GRB is low, all registers reset to default values
- Serial commands are executed at next VSYNC signal
- () is default

No.		Re	gist	ter a	add	res	S		MSB	<u> </u>						LSB
IVO.	A6	R/W	Α5	Α4	A3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)						С
R1	0	0	0	0	0	0	0	1	VCDCE(1)	0 VCOM_DC(0Ah)						
R3	0	0	0	0	0	0	1	1		Brightness (40h)						
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)		SEL (00)		SC/PAL (10)	VDIR (1)	HDIR (1)
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)		PFM_DU7 (011)		SHDB2 (1)	SHDB1 (1)	STB (0)
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Current VBLK (00) (15h)						
R7	0	0	0	0	0	1	1	1				HBLI	K(1Eh)			
R8	0	0	0	0	1	0	0	0	BL_DR	/(00) x x x x x				х		
R12	0	0	0	0	1	1	0	0	PAIR(PAIR(00) x CbCr(0) x Vdpol(1) Hdpol(1) DCLKpo						DCLKpol(0)
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB(40h)						
R14	0	0	0	0	1	1	1	0	x			SUB_	CONT	RAST_R(40)h)	
R15	0	0	0	0	1	1	1	1	х			SUB_E	RIGHT	NESS_R(4	0h)	
R16	0	0	0	1	0	0	0	0	х			SUB_	CONT	RAST_B(40	h)	
R17	0	0	0	1	0	0	0	1	х			SUB_E	RIGHT	NESS_B(4	0h)	
R21	0	0	0	1	0	1	0	1	LED_	ON_CYCL	E(01	l11)		LED_ON_	_RATIO(1	111)
R22	0	0	0	1	0	1	1	0	x	х	х	Х	Х	GAMMA set (1)	х	х
R23	0	0	0	1	0	1	1	1	X	x GMA_V8(01)		Х	х	GMA	_V4(01)	
R24	0	0	0	1	1	0	0	0	х	x GMA_V25(10)		х	х	GMA_	_V16(10)	
R25	0	0	0	1	1	0	0	1	Х	x GMA_V48(10)		х	х	GMA_	_V36(10)	
R26	0	0	0	1	1	0	1	0	х	Х	GM	A_V60(10)	х	х	GMA_	_V55(10)

Note: 1. "x" => please set to '0'.



A025CN04 V0 Product Spec	Version	0.1
	Page	32/64


6.4 Register description

R0:

No.	Register address					res	s		MSB Register data							
NO.	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D6 D5 D4 D3 D2 D1					D0	
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	Х	VCAC(0)	VCOM_AC(011)		3(011)

VCOM AC: Common voltage AC level selection (deviation ±0.1V)

1	VCOM_AC		VCAC	Voltage (V)								
D2	D1	D0	D3	voitage (v)								
0	0	0	0	3.6								
0	0	0	1	3.7								
0	0	1	0	3.8								
0	0	1	1	3.9								
0	1	0	0	4.0								
0	1	0	1	4.1								
0	1	1	0	4.2(Default)								
0	1	1	1	4.3								
1	0	0	0	4.4								
1	0	0	1	4.5								
1	0	1	0	4.6								
1	0	1	1	4.7								
1	1	Χ	Х	4.8								



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2




A025CN04 V0 Product Spec	Version	0.1
	Page	33/64

R1:

No	Register address					;		MSB	SB Register data I							
NO	A6	R/W	A5	A4	А3	A2	A 1	A0	D7	D6 D5 D4 D3 D2 D1 D0						D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0	VCOM_DC (0Ah)					

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.1
:	:
0Ah(Default)	0.3(Default)
:	:
3Fh	1.36



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.		Register address					s		MSB Register data							LSB
NO.	A6	R/W	Α5	Α4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R3	0	0	0	0	0	0	1	1	Brightness (40h)							

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A025CN04 V0 Product Spec	Version	0.1
	Page	34/64

R4:

No.						s		MSB Register data							LSB	
NO.	A6	R/W	Α5	A4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/	PAL(10)	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function
0	Right to left scan
1	Left to right scan (Default)

VDIR: Vertical scan direction setting

VDIR	Function
0	Down to up scan
1	Up to down scan (Default)

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	C/PAL	Mode
D3	D2	Widde
0	0	PAL
0	1	NTSC
1	Х	Auto detection (Default)

SEL: Input data timing format selection

CCIR601	YUV	SEL		INPUT TIMING FORMAT	
CCIROUI	100	D5	D4	INFOT TIMING FORMAT	
0	0	0	0	UPS051 (Default)	
0	0	0	1	UPS052 320 × 240	
0	0	1	Х	UPS052 360 × 240	
0	1	Х	Х	CCIR656	
1	1	0	Х	YUV 640(*)	
1	1	1	0	YUV 720(*)	

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A025CN04 V0 Product Spec	Version	0.1
	Page	35/64

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to ASIC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function
0	Normal display (Default)
1	Narrow Display



Narrow=0



Narrow=1



A025CN04 V0 Product Spec	Version	0.1
	Page	36/64

R5:

No	Register address						s		MSB Register data						LSB	
		R/W	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function
0	Standby mode (Default)
1	Normal operation

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function	
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A025CN04 V0 Product Spec	Version	0.1
	Page	37/64

R6

No		Re	gist	er a	ıddı	ess	;		MSB		Regis	ster data LS				
NO	A6	R/W	A5	A4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		V	BLK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
16h	22(Default)	H (line)
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	eedback Threshold voltage							
0	0	0.6V(20mA) (default)							
0	1	0.75V(25mA)							
1	0	0.45V(15mA)							
1	1	0.3V(10mA)							



A025CN04 V0 Product Spec	Version	0.1
	Page	38/64


R6 & R7:

No		Register address MSB							MSB		Register data					LSB		
NO	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0		
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	HBLK_EN(0) LED_Current(00)			VBLK(15h)					
R7	0	0	0	0	0	1	1	1				HBLK(4	6h)					

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
Х	14h	20		
Х	1Eh	30(Default)	DCLK(*)	UPS051
Х	FFh	255		
0	х	241(fixed)	DCLK(*)	- UPS052
1	02h ~ FFh	2 ~ 255	DCLK(*)	UF 3032
0	xxh	240(fixed)	DCLK(*)	YUV640, YUV720
1	02h ~ FFh	2 ~ 255	DCLK(*)	100040, 100720

^{*}The frequency of DCLK is different under different input timing.



R8:

No.		Re	gist	ter	add	res	s		MSB		Register data					LSB
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D5	D4	D3	D2	D1	D0	
R8	0	0	0	0	1	0	0	0	BL_DR'	V(00)	Х	Х	х	Х	Х	х

BL_DRV: Backlight driving capability setting

D7	D6	L_DRV capability						
0	0	Normal capability (Default)						
0	1	2 times the Normal capability						
1	0	4 times the Normal capability						
1	1	8 times the Normal capability						



A025CN04 V0 Product Spec	Version	0.1
	Page	39/64

R12:

No.							MSB	MSB Register data						LSB		
NO.	A6	R/W	A5	A4	А3	A2	A1	A0	D7	7 D6 D5 D4 D3 D2 D1				D0		
R12	0	0	0	0	1	1	0	0	PAIR	R(00)	Х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function						
0	Positive polarity (Default)						
1 Negative polarity							

HDpol: HSYNC polarity selection

HDpol	Function					
0	Positive polarity					
1 Negative polarity (Default)						

VDpol: VSYNC polarity selection

VDpol	Function						
0	Positive polarity						
1 Negative polarity (Default)							





A025CN04 V0 Product Spec	Version	0.1
	Page	40/64

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y 1	Cb2	Y2	Cr2	Y 3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PAIR		VBLK	Unit	
D7	D6	ODD/EVEN	Uill	
х	0	21/21(Default)	∐ (lino)	
х	1	21/20	H (line)	


CCIR656/YUV640/YUV720 NTSC/PAL (**)

PAIR		VBLK					
D7	D6	ODD/EVEN	Unit				
0	0	22/22(Default)					
0	1	22/23	∐ /lino\				
1	0	23/22	H (line)				
1	1	23/23					

^(*)The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PA	IR=0	PAIR=1			
Field Line	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.

^(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).



A025CN04 V0 Product Spec	Version	0.1
	Page	41/64

R13:

No.							MSB	MSB Register data								
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)							

CONTRAST_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.	Register address						s		MSB Register data							LSB
NO.	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D6 D5 D4 D3 D2 D1 D0						D0
R14	0	0	0	0	1	1	0	1	х			SUB-CC	NTRAST	_R(40h)		
R16	0	0	0	1	0	0	0	0	Х			SUB-CC	NTRAST	_B(40h)		

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

 $DOUT_G[7:0] = DIN[7:0] \times Contrast[0 to 1.0 to 3.984]$

DOUT_R[7:0] = DIN[7:0] x Contrast[0 to 1.0 to 3.984] x sub-contrast R [0.75 to 1.0 to 1.246]

DOUT_B[7:0] = DIN[7:0] x Contrast[0 to 1.0 to 3.984] x sub-contrast B [0.75 to 1.0 to 1.246]

Note: output values above "255" clipped



A025CN04 V0 Product Spec	Version	0.1
	Page	42/64

No.		Re	gis	ter	add	res	s		MSB		Register data					
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R15	0	0	0	0	1	1	1	1	Х			SUB-BRI	GHTNES	S_R(40h)		
R17	0	0	0	1	0	0	0	1	Х			SUB-BRI	GHTNES	S_B(40h)		

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)

 $DOUT_G[7:0] = DIN_G[7:0] + Bright[-64 to 0 to +191]$

DOUT_R[7:0] = DIN_R[7:0] + Bright[-64 to 0 to +191] + Sub-bright R[-64 to 0 to +63]

DOUT_B[7:0] = DIN_B[7:0] + Bright[-64 to 0 to +191] + Sub-bright B[-64 to 0 to +63]

Note: Output values below "0" and above "255" clipped



A025CN04 V0 Product Spec	Version	0.1
	Page	43/64

R21

No.	Register address					s		MSB Register data								
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111) LED_ON_RATIO (1111)						1)	

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	I_RAT	10	Value				
D3	D2	D1	D0					
0	0	0	0	1/16				
0	0	0	1	2/16				
0	0	1	0	3/16				
0	0	1	1	4/16				
0	1	0	0	5/16				
0	1	0	1	6/16				
0	1	1	0	7/16				
0	1	1	1	8/16				
1	0	0	0	9/16				
1	0	0	1	10/16				
1	0	1	0	11/16				
1	0	1	1	12/16				
1	1	0	0	13/16				
1	1	0	1	14/16				
1	1	1	0	15/16				
1	1	1	1	16/16(Default)				

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value
D7	D6	D5	D4	Value
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



A025CN04 V0 Product Spec	Version	0.1
	Page	44/64



16*LED_ON_CYCLE = LED_ON_CYCLE*(LED_ON_RATIO*16) + LED_ON_CYCLE*(16-LED_ON_RATIO*16)

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128(HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8*(16-(10/16)*16) = 48(HSYNC) \Rightarrow 62.5% on

R22:

No.	Register address						MSB	MSB Register data								
NO.	A6	R/W	Α5	A4	А3	A2	Α1	A0	D7	D6 D5 D4 D3 D2 D1						D0
R22	0	0	0	1	0	1	1	0	Х	Х	Х	Х	Х	GAMMA set (1)	х	Х

GAMMA set: Select auto or manual gamma setting

GAMMA set	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to gamma default.(Default).




A025CN04 V0 Product Spec	Version	0.1
	Page	45/64

R23 ~ R26:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data					LSB	
	A6	R/W	Α5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R23	0	0	0	1	0	1	1	1	Х	Х	GMA_\	V8 (01)	Х	х	GMA_\	/4 (01)
R24	0	0	0	1	1	0	0	0	Х	Х	GMA_V	/25 (10)	Х	Х	GMA_V	'16 (10)
R25	0	0	0	1	1	0	0	1	Х	Х	GMA_V	/48 (10)	Х	Х	GMA_V	'36 (10)
R26	0	0	0	1	1	0	1	0	Х	Х	GMA_V	/60 (10)	Х	Х	GMA_V	'55 (10)

8 adjustable points





A025CN04 V0 Product Spec	Version	0.1
	Page	46/64

C. Optical Specification (Note1, Note 2 and Note 3)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time								
Rise		Tr	θ=0°		10	40	ms	Note 4
Fall		Tf	0-0		25	50	ms	
Contrast ra	atio	CR	At optimized viewing angle	200	300	1		Note 5,6
	Тор	$\Phi_{ m H}$		10	20			
Viewing Angle	Bottom	$\Phi_{ m L}$	CR≧10	30	40		deg.	Note 7
viewing Angle	Left	$ heta_{ m L}$		35	45			Note /
	Right	θ_{R}		35	45	-		
Brightnes	Brightness		θ=0°	200	250	1	cd/m ²	Note 8
	White	Х	θ=0°	0.280	0.330	0.380		
	VVIIILE	Y	θ=0°	0.300	0.350	0.400		
	Red	Х	θ=0°	0.53	0.580	0.630		
Chromaticity	Neu	Y	θ=0°	0.285	0.335	0.385		
Cilionialicity	Green	Х	θ=0°	0.317	0.367	0.417		
	Green	Y	θ=0°	0.515	0.565	0.615		
	Blue	Х	θ=0°	0.106	0.156	0.206		
	Diue	Y	θ=0°	0.066	0.116	0.166		
Uniformi	ty	ΔY_L	%	70	75	-	%	Note 10

Note 1. Ambient temperature =25 $^{\circ}$ C.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-5A, after 10 minutes operation.




A025CN04 V0 Product Spec	Version	0.1
	Page	47/64

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes.

Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6. White $Vi=V_{i50} + 1.5V$

Black Vi= $V_{i50} \pm 2.0V$

"±" Means that the analog input signal swings in phase with COM signal.

" $\overline{+}$ " Means that the analog input signal swings out of phase with COM signal.


V_{i50}: The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle, ϕ , Refer to figure as below.




A025CN04 V0 Product Spec	Version	0.1
	Page	48/64



Note 8. Measured at the center area of the panel in gray level 255


Note 9. Color Filter Arrangement



Note 10. Luminance Uniformity of these 9 points is defined as below:



A025CN04 V0 Product Spec	Version	0.1
	Page	49/64



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$



A025CN04 V0 Product Spec	Version	0.1
	Page	50/64


D. Reliability Test Items

No.	Test items	Conditions	5	Remark
1	High Temperature Storage	Ta= 70°C	240Hrs	
2	Low Temperature Storage	Ta= -25°ℂ	240Hrs	
3	High Ttemperature Operation	Tp= 60°C	240Hrs	
4	Low Temperature Operation	Ta= 0°C	240Hrs	
5	High Temperature & High Humidity	Tp= 60°C. 90% RH	240Hrs	Operation
6	Heat Shock	-25°C ~80°C, 50 cycle,	2Hrs/cycle	Non-operation
7	Electrostatic Discharge	Air-mode : +/- Contact-mode : +		Note 2,3
8	Vibration	Stoke : 1.5	√55Hz~10Hz	Non-operation JIS C7021, A-10 condition A
10	Mechanical Shock	100G . 6ms, ±X,	•	Non-operation JIS C7021, A-7 condition C
11	Vibration (With Carton)	Random vibra 0.015G²/Hz from 5 –6dB/Octave from 2	i~200Hz	IEC 68-34
12	Drop (With Carton)	Height: 60ci 1 corner, 3 edges, 6		

Note 1. Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below,

Note 3. Make sure protection film(s) on top of polarizer or back of LCD module is(are) removed before test.






A025CN04 V0 Product Spec	Version	0.1
	Page	51/64

Note 3. ESD testing method.

- 1. Ambient: 24~26°€, 56~65%RH
- 2. Instruments: NoisekenESS-2000,
- 3. Operation System: "CX40FL-B" and adapter "A025CN04"
- 4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale
- 5. Test Method:
 - a. Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
 - b. Air Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point
- 6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.



A025CN04 V0 Product Spec	Version	0.1
	Page	52/64


E. Packing form





A025CN04 V0 Product Spec	Version	0.1
	Page	53/64

F. Outline dimension






A025CN04 V0 Product Spec	Version	0.1
	Page	54/64

G. Application note

1. Application circuit

1.1 With internal LED driver circuit




Note1: Use internal LED driver must set R5[1](SHDB1)= "1".



A025CN04 V0 Product Spec	Version	0.1
	Page	55/64

1.2 With external LED driver circuit



Note2: Use external LED driver must set R5[1](SHDB1)= "0".




A025CN04 V0 Product Spec	Version	0.1
	Page	56/64

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register R5: STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.12 for the detail timing of power on sequence.




ig.12 Power on sequence



A025CN04 V0 Product Spec	Version	0.1
	Page	57/64

2.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.13 for the detail timing of power off sequence.







A025CN04 V0 Product Spec	Version	0.1
	Page	58/64

3. Recommended power on/off serial command settings

3.1 UPS051









A025CN04 V0 Product Spec	Version	0.1
	Page	59/64

3.2 UPS052 320 mode









A025CN04 V0 Product Spec	Version	0.1
	Page	60/64

3.3 UPS052 360 mode









A025CN04 V0 Product Spec	Version	0.1
	Page	61/64

3.4 CCIR656









A025CN04 V0 Product Spec	Version	0.1
	Page	62/64

3.5 YUV 720









A025CN04 V0 Product Spec	Version	0.1
	Page	63/64

3.6 YUV 640







A027DN01 V9 Application Note	Version	0.3
	Page	64/64

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:

