

Doc. Number:				
☐ Tentative Specification				
☐ Preliminary Specification				
Approval Specification				

MODEL NO.: N133HCE SUFFIX: GA1 DPN: 0CKHP Rev.:C1

Customer: Common		
APPROVED BY	SIGNATURE	
Name / Title Note		
Please return 1 copy for your confirmation with your signature and comments.		

Approved By	Checked By	Prepared By
吳柏勳	許君逑	蔡孟伶
2016-10-17	2016-10-13	2016-10-13
19:50:02 CST	16:15:01 CST	11:39:27 CST

Version 3.0 13 Sep 2016 1 / 49



CONTENTS

Version 3.0	13 Sep 2016	2 / 49
Appendix. LCD MODULE HANDLING M	IANUAL	44
Appendix. SYSTEM COVER DESIGN G		
Appendix. OUTLINE DRAWING		
Appendix. EDID DATA STRUCTURE		
8.3 OPERATION PRECAUTIONS		
8.2 STORAGE PRECAUTIONS		
8.1 HANDLING PRECAUTIONS		
8. PRECAUTIONS		
7.5 UN-PACKAGING METHOD		
7.4 PALLET		
7.3 CARTON		
7.2 DELL Carton LABEL		
7.1 MODULE LABEL		
7. PACKING		
6. RELIABILITY TEST ITEM		
5.2 OPTICAL SPECIFICATIONS		
5.1 TEST CONDITIONS		
5. OPTICAL CHARACTERISTICS		
4.6 POWER ON/OFF SEQUENCE		
4.5 DISPLAY TIMING SPECIFICATION		
4.4.2 COLOR DATA INPUT ASSIC		
4.4.1 ELECTRICAL SPECIFICATI		
4.4 DISPLAY PORT SIGNAL TIMING S		
4.3.3 BACKLIGHT UNIT		
4.3.2 LED CONVERTER SPECIFIC		
4. 3 ELECTRICAL CHARACTERISTIC 4.3.1 LCD ELETRONICS SPECIFI		
4.2 INTERFACE CONNECTIONS 4. 3 ELECTRICAL CHARACTERISTIC		
4.1 FUNCTION BLOCK DIAGRAM 4.2 INTERFACE CONNECTIONS		
4.1 FUNCTION BLOCK DIAGRAM		
4. ELECTRICAL SPECIFICATIONS		
3.2.1 TFT LCD MODULE		
3.2 ELECTRICAL ABSOLUTE RATING		
3.1 ABSOLUTE RATINGS OF ENVIRO		
3. ABSOLUTE MAXIMUM RATINGS		
2.1 CONNECTOR TYPE		
2. MECHANICAL SPECIFICATIONS		
1.2 GENERAL SPECIFICATIONS		
1.1 OVERVIEW		
1. GENERAL DESCRIPTION		



REVISION HISTORY

Version	Date	Page	Description	
3.0	2016.09.13	All	Approval Spec Ver. 3.0 was first issued	

Version 3.0 13 Sep 2016 3 / 49



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N133HCE-GA1 is a 13.3" (13.3" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	13.3" diagonal	inch	
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1529 (H) x 0.1529 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Luminance, White	350	Cd/m2	
Power Consumption Total 4.48W (Max.)@cell 0.88W (Max.), BL 3.60W (Max.)			(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = 25 ± 2 °C, whereas **BLACK** pattern is displayed.

Version 3.0 13 Sep 2016 4 / 49




2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Glass	Thickness		0.4		mm	
Polarizer	Thickness		0.135		mm	
	Horizontal (H)	304.85	305.35	305.85	mm	
	Vertical (V) w/o PCB and Hinge	177.61	178.11	178.61	mm	
Module Size	Vertical (V) with PCB w/o Hinge	192.95	193.45	193.95	mm	(1)
	Thickness (T)		2.70	2.85	mm	(2)
	Thickness (T) (PCBA with Mylar)	-	2.88	3.09	mm	
Active Area	Horizontal	293.66	293.76	293.86	mm	
Active Area	Vertical	165.14	165.24	165.34	mm	
V	Veight	-	245	260	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12

User's connector Part No: IPEX-20453-030T-03

Version 3.0 13 Sep 2016 5 / 49




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item Symbol		Va	Value		Note
item	Symbol	Min.	Max.	Unit	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 $^{\circ}$ C Max. (Ta < 40 $^{\circ}$ C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)



3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
Rem	Cymbol	Min.	Max.	Onic	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	25.0	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 13 Sep 2016 6 / 49



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2 INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	CABC_EN	CABC Enable Input	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection(Reserved for LCD Test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

Version 3.0 13 Sep 2016 7 / 49



26	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
27	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
28	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
29	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Note (2) The setting of CABC function are as follows.

Pin	Enable	Disable
CABC_EN	Hi	Lo or Open

Hi = High level, Lo = Low level.

Version 3.0 13 Sep 2016 8 / 49



4. 3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Doromotor	Parameter			Value	- Unit	Note	
Parameter		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level		2.0	-	2.5	V	(6)
וחפט	Low Level		0	-	0.6	V	(6)
HPD Impedance	R _{HPD}	30K			ohm	(5)	
Ripple Voltage	V_{RP}	-	50	-	mV	(1)	
CARC EN Input Voltage	High Level	V _{IHCE}	2.0	-	2.5	V	(5)
CABC_EN Input Voltage	Low Level	V _{ILCE}	0	-	0.6	V	(5)
CABC_EN Impedance		R _{CABC_EN}	30K	-	-	ohm	(5)
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)
Davier Comply Command	Mosaic	laa		247	266	mA	(3)a
Power Supply Current	Black	lcc		235	250	mA	(3)
Power per EBL WG		P _{EBL}		1.4	-	W	(4)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.




Version 3.0 13 Sep 2016 9 / 49



VCCS rising time is 0.5ms



- Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.
 - a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \, {}^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (6) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action

Version 3.0 13 Sep 2016 10 / 49




4.3.2 LED CONVERTER SPECIFICATION

Parameter		Cumbal		Value		Unit	Note
Palai	neter	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input Pov	ver Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED _{RUSH}		-	1.5	Α	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.0	-	2.5	V	(4)
PWW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R_{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	221	282	297	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.0 13 Sep 2016 11 / 49



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\text{PWM}} \le (N+0.66)*f$$
 $N: \text{Integer } (N \ge 3)$ $f: \text{Frame rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 13 Sep 2016 12 / 49




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Downston	Cy made al		Value		l lmit	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	26	28	30	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	lL		94		mA	(2)
Power Consumption	PL	ı	2.632	2.820	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 23.5 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 3.0 13 Sep 2016 13 / 49




4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 13 Sep 2016 14 / 49



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

									[Data	Sign	al							
	Color			Re						Gre							ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	: (:	;	:	:	:	•	:	:	:	:	:	:	
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Cross	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 1	1
Gray Scale	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Of	1	:									:			:			:		
Blue	: Blue(61)		0	0	: 0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
Diue	` '	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(62) Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1		1	1	1
	Diue(03)	U	U	U	U	U	U	U	U	U	U	U	U	ı	ı	l I	ı	ı	I

Note (1) 0: Low Level Voltage, 1: High Level Voltage




4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.60	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-


INPUT SIGNAL TIMING DIAGRAM



Version 3.0 13 Sep 2016 16 / 49



4.6 POWER ON/OFF SEQUENCE



Version 3.0 13 Sep 2016 17 / 49



Timing Specifications

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
	VCCS power rail fall time, 90% to					

Version 3.0 13 Sep 2016 18 / 49



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t_{B}	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t_D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0		ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on. Before LCD_VCCS and LED_VCCS are ready, it is recommended to pull down the backlight control signals
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 13 Sep 2016 19 / 49



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	Ha	50±10	%RH				
Supply Voltage	V_{CC}	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	Ι _L	94	mA				


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	-	-	(2), (5),(7)
Boonanaa Tima		T_R		-	14	19	ms	(2) (7)
Response Time	,	T _F		-	11	16	ms	(3),(7)
Average Lumin	ance of White	Lave		300	350	-	cd/m ²	(4), (6),(7)
	Red	Rx			0.643		-	
	Red	Ry	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.340		-	
Calan	Green	Gx	Viewing Normal Angle		0.313		-	(1),(7)
		Gy		Тур –	0.608	Typ +	-	
Color	Blue	Bx		0.03	0.154	0.03	-	
Chromaticity		Ву			0.051		-	
	White	Wx			0.313		-	
	VVIIILE	Wy			0.329		-	
	Color Gamut	C.G.		65	72	-		(8)
	Horizontal	θ_x +		80	85			
Viouring Angle	Honzontai	θ_{x} -	OD>40	80	85	-	Dog	(1),(5),
Viewing Angle		θ_{Y} +	CR≥10	80	85	-	Deg.	(7)
	Vertical	θ _Y -		80	85	-		
	White Variation of 5 and 13		$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$	80	90	-	%	(5),(6)
Points		δW _{13p}	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	65	75	-	%	(7)

Note (1) Definition of Viewing Angle (θx , θy):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F) :



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 13 Sep 2016 21 / 49




Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points / 13 points $\delta W_{5p} = \{ \text{Minimum [L (1)} \sim \text{L (5)}] / \text{Maximum [L (1)} \sim \text{L (5)}] \}^* 100\%$ $\delta W_{13p} = \{ \text{Minimum [L (1)} \sim \text{L (13)}] / \text{Maximum [L (1)} \sim \text{L (13)}] \}^* 100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 13 Sep 2016 22 / 49



Note (8) Definition of color gamut (C.G%):


C.G%= R G B / R0 G0 B0,*100%

R0, G0, B0: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

R0 G0 B0: area of triangle defined by R0, G0, B0

R G B: area of triangle defined by R, G, B





6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	(-) (-)
High Temperature & High Humidity Operation Test	50℃, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 Ω , 1sec/cycle Condition 1 : Contact Discharge, ± 8 KV Condition 2 : Air Discharge, ± 15 KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.0 13 Sep 2016 24 / 49




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N133HCE-GA1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL Logo: XXXX is UL factory ID.
- (f) Dell 2D label contains information as below:




- (f-2) Production location: Made in XXXX.
- (f-3) ZZZ:Revision code: X00, X10, X20, A00..etc.




BUILD PHASE	REVISION
SST (WS)	X00, X01, X02, X09
PT (ES)	X10, X11, X12, X19
ST (CS)	X20, X21, X23, X29
XB (MP)	A00, A01, A02, A99

7.2 DELL Carton LABEL

Dell carton label contains information as below:






(b) Production location: Made in XXXX.(c) Revision code: X00, X10, X20, A00..etc.

(d) BOX Quantity: ZZ



7.3 CARTON






Figure. 7-1 Packing method

Version 3.0 13 Sep 2016 27 / 49



7.4 PALLET




Figure. 7-2 Packing method

Version 3.0 13 Sep 2016 28 / 49



7.5 UN-PACKAGING METHOD




Figure. 7-3 Un-packing method

Version 3.0 13 Sep 2016 29 / 49



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 13 Sep 2016 30 / 49



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	ID system manufacturer name ("CMN")	0D	00001101
9	9	ID system manufacturer name	AE	10101110
10	0A	ID system Product Code (LSB)	71	01110001
11	0B	ID system Product Code (MSB)	13	00010011
12	0C	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
13	0D	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
14	0E	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
15	0F	32-bit serial # Unused(01h for VESA, 00h for SPWG)	00	00000000
16	10	Week of manufacture (fixed week code)	0B	00001011
17	11	Year of manufacture (fixed year code)	1A	00011010
18	12	Version=1	01	00000001
19	13	Revision=4	04	00000100
20	14	Vedio Input Definition	95	10010101
21	15	Active area horizontal ("29.376cm")	1D	00011101
22	16	Active area vertical ("16.524cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	87	10000111
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	85	10000101
27	1B	Rx=0.643	A4	10100100
28	1C	Ry=0.340	57	01010111
29	1D	Gx=0.313	50	01010000
30	1E	Gy=0.608	9B	10011011
31	1F	Bx=0.154	27	00100111
32	20	By=0.051	0D	00001101
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	No manufacturer's specific timing	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	0000001

Version 3.0 13 Sep 2016 31 / 49



		Ta	1	1
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	0000001
44	2C	Standard timing ID # 4	01	0000001
45	2D	Standard timing ID # 4	01	0000001
46	2E	Standard timing ID # 5	01	0000001
47	2F	Standard timing ID # 5	01	0000001
48	30	Standard timing ID # 6	01	0000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	0000001
54	36	Detailed timing description # 1 Pixel clock ("152.84MHz", According to VESA CVT Rev1.4)	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank ("1920 :330")	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank ("1080 :52")	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 5")	00	00000000
66	42	# 1 H image size ("293 mm")	25	00100101
67	43	# 1 V image size ("165 mm")	A5	10100101
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 1 Pixel clock ("122.26MHz", According to VESA CVT Rev1.4)	C2	11000010
73	49	# 1 Pixel clock (hex LSB first)	2F	00101111
74	4A	# 1 H active ("1920")	80	10000000
75	4B	# 1 H blank ("330")	4A	01001010
76	4C	# 1 H active : H blank ("1920 :330")	71	01110001
77	4D	# 1 V active ("1080")	38	00111000
78	4E	# 1 V blank ("52")	34	00110100
79	4F	# 1 V active : V blank ("1080 :52")	40	01000000
80	50	# 1 H sync offset ("48")	30	00110000
81	51	# 1 H sync pulse width ("32")	20	00100000
82	52	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
83	53	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 5")	00	00000000
84	54	# 1 H image size ("293 mm")	25	00100101
85	55	# 1 V image size ("165 mm")	A5	10100101

Version 3.0 13 Sep 2016 32 / 49





86	56	# 1 H image size : V image size	10	00010000
87	57	# 1 H boarder ("0")	00	00000000
88	58	# 1 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	Flag	00	00000000
91	5B	Flag	00	00000000
92	5C	Flag	00	00000000
93	5D	Data Type Tag: Alphanumeric Data String (ASCII)	FE	11111110
94	5E	Flag	00	00000000
95	5F	Dell P/N 1st Character "0"	30	00110000
96	60	Dell P/N 2nd Character "C"	43	01000011
97	61	Dell P/N 3rd Character "K"	4B	01001011
98	62	Dell P/N 4th Character "H"	48	01001000
99	63	Dell P/N 5th Character "P"	50	01010000
100	64	EDID Revision	80	10000000
101	65	Manufacturer P/N "1"	31	00110001
102	66	Manufacturer P/N "3"	33	00110011
103	67	Manufacturer P/N "3"	33	00110011
104	68	Manufacturer P/N "H"	48	01001000
105	69	Manufacturer P/N "C"	43	01000011
106	6A	Manufacturer P/N "E"	45	01000101
107	6B	New line character indicates end of ASCII string	0A	00001010
108	6C	Flag	00	00000000
109	6D	Flag	00	00000000
110	6E	Flag	00	00000000
111	6F	Data Type Tag: Manufacturer Specified Data 00	00	00000000
112	70	Flag	00	00000000
113	71	Color Management	00	00000000
114	72	Panel Type and Revision	41	01000001
115	73	Frame Rate	01	0000001
116	74	Light Controller Interface and Maximum Luminance	А3	10100011
117	75	Front Surface / Polarizer and Pixel Structure	00	00000000
118	76	Multi-Media Features	10	00010000
119	77	Multi-Media Features	00	00000000
120	78	Special Features	00	00000000
121	79	Special Features	0A	00001010
122	7A	Special Features	01	0000001
123	7B	New line character indicates end of ASCII string	0A	00001010
124	7C	Padding with "Blank" character	20	00100000
125	7D	Padding with "Blank" character	20	00100000
126	7E	No extension	00	00000000
127	7F	Checksum	57	01010111


Version 3.0 13 Sep 2016 33 / 49





Appendix. OUTLINE DRAWING

















Version 3.0 13 Sep 2016 34 / 49









Version 3.0 13 Sep 2016 35 / 49



NOTES:


- IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC, AND T-CON LOCATIONS.
- 2. EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- MODULE FLATNESS SPEC (0.5 mm) MAX. (SPEC. WILL BE MODIFIED AFTER DVT CHECK)
- "()" MARKS THE REFERENCE DIMÉNSION.

Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness: Caliper

2. Height : Height gauge3. Flatness : Feeler gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE



Version 3.0 13 Sep 2016 36 / 49




such as wire, cable, extrusion is needed for preventing from backpack or pogo test fail. Because zero gap or interference may cause stress concentration. Issues such as pooling, abnormal display, white spot, and cell crack may occur.

Maximum flatness of panel and system rear-cover should be taken into account for gap design.

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

2 Design gap B1 & B2 between panel & protrusions




Gap between panel & protrusions is needed to prevent shock test failure. Because protrusions with small gap may hit panel during the test. Issue such as cell crack, abnormal display may occur.

Definition

The gap should be large enough to absorb the maximum displacement during the test. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.

3 Design gap C between system front-cover & panel surface.



Definition

Gap between system front-cover & panel surface is needed to prevent pooling or glass broken. Zero gap or interference such as burr and warpage from mold frame may cause pooling issue near system font-cover opening edge. This phenomenon is obvious during swing test, hinge test, knock test, or during pooling inspection procedure.

To remain sufficient gap, design with system rib higher than maximum panel thickness is


Version 3.0 13 Sep 2016 37 / 49



	recommended. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.			
4	Design gap D1 & D2 between system front-cover & PCB Assembly.			
	System front-cover LCD Backlight PCB with components			
Definition	Same as point 2 and 3, but focus on PCBA side.			
5	Interference examination of antenna cable and WebCam wire			
Definition	Antenna cable or WebCam wire should not overlap with panel outline. Because issue such as abnormal display & white spot after backpack test, hinge test, twist test or pogo test may occur. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.			
6	System rear-cover inner surface examination			
	Panel rear cover Burr PCB Step System rear-cover inner surface			
Definition	Burr at logo edge, steps, protrusions or PCB board may cause stress concentration. White spot or glass broken issue may occur during reliability test.			
7	Tape/sponge design on system inner surface			


Version 3.0 13 Sep 2016 38 / 49






Version 3.0 13 Sep 2016 39 / 49






Version 3.0 13 Sep 2016 40 / 49






Version 3.0 13 Sep 2016 41 / 49





Version 3.0 13 Sep 2016 42 / 49





Version 3.0 13 Sep 2016 43 / 49



Appendix. LCD MODULE HANDLING MANUAL

 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. Purpose This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 				
1.	Unpacking			
		Open carton	Remove EPE Cushion	
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion	
2.	Panel Lifting			







Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.



- Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Version 3.0 13 Sep 2016 46 / 49



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.





Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

 Remove panel protector film starts from side tape.



Don't:

 Remove panel protector film from film corner directly before side tape is removed.



Version 3.0 13 Sep 2016 48 / 49



Don't:

- Touch or Press PCBA Area.





Version 3.0 13 Sep 2016 49 / 49