

B141PW03 V1

(٧)	Prel	ir	ninar	у	Sp	ecif	icati	ons
_	_									

() Final Specifications

Module	14.1" WXGA+ Color TFT-LCD
Model Name	B141PW03 V1 (HW 2A)

Customer	Date	Approved by	Date
		Howard Lee	03/21/2008
Checked & Approved by	Date	Prepared by	Date
		Weitse Hsu	03/21/2008
Note: This Specification is su without notice.	bject to change		eting Division / cs corporation

1 of 36 AUO B141PW03 V1 Ver.0.3



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Backlight Unit	12
4.3 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Characteristic	17
6.1 Pixel Format Image	17
6.2 The input data format	18
6.3 Signal Description/Pin Assignment	20
6.4 Interface Timing	22
7. Connector Description	
7.1 TFT LCD Module	25
7.2 Backlight Unit	25
7.3 Signal for Lamp connector	25
8. Dynamic Test	
8.1 Vibration Test	26
8.2 Shock Test Spec:	26
9. Reliability	
10. Mechanical Characteristics	
10.1 LCM Outline Dimension	28
10.2 Screw Hole Depth and Center Position	30
11. Shipping and Package	31
11.1 Shipping Label Format	
11.2 Carton package	
11.3 Shipping package of palletizing sequence	
12. Appendix: EDID description	



Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2007/10/11	AII	First Edition for Customer		
0.2 2007/12/28		6.4.1 Timing Characteristics Clock Frequency: 48.2	44.4	
		10.1 LCM Outline Dimension		
	33-36	12. Appendix: EDID		
0.3 2008/03/21	28-29	Drawing with screw hole	Updated drawing.	

3 of 36 AUO B141PW03 V1 Ver.0.3



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp (CCFL) in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CCFL in it is supplied by Limited Current Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

4 of 36 AUO B141PW03 V1 Ver.0.3



AU OPTRONICS CORPORATION

2. General Description

B141PW03 V0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA+ (1440(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) without backlight inverter. All input signals are LVDS interface compatible.

B141PW03 V0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit		Specifications				
Screen Diagonal	[mm]	357.7(14.1W")					
Active Area	[mm]	303.48 X 189	9.68				
Pixels H x V		1440x3(RGB	s) x 900				
Pixel Pitch	[mm]	0.21X0.21					
Pixel Format		R.G.B. Vertic	al Stripe				
Display Mode		Normally Wh	ite				
White Luminance (Iccfl=6.0mA)	[cd/m ²]	/m ²] 200 typ. (5 points average)					
Note: IccrL is lamp current		170 min. (5 points average) (Note1)					
Luminance Uniformity		1.25 max. (5	points)				
Contrast Ratio		400 typ					
Response Time	[ms]	8 typ / 16Max	X				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	6.3 max.					
Weight	[Grams]	440 max.					
Physical Size	[mm]		L	W	Т		
		Max	320.0	206.0	5.5		
		Typical	319.5	205.5	-		
		Min	319.0	205.0	-		
Electrical Interface		2 channel LV	'DS				
Surface Treatment		Glare, Hardn	ess 3H				

AUO B141PW03 V1 Ver.0.3 5 of 36



Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating) RoHS Compliance	[°C]	0 to +50 -20 to +60 RoHS Compliance

2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :


Item	Unit	Conditions		Тур.	Max.	Note
White Luminance IccfL=6.0mA	[cd/m²]	5 points average	170	200	-	1, 4, 5.
Viewing Angle	[degree] [degree]	Horizontal (Right) CR = 10 (Left)	-	45 45	-	
Viewing Angle	[degree] [degree]	Vertical (Upper) CR = 10 (Lower)	-	20 35	-	4, 9
Luminance Uniformity		5 Points	-	-	1.25	1, 3, 4
Luminance Uniformity		13 Points	-	-	1.65	2, 3, 4
CR: Contrast Ratio			300	400	-	4, 6
Cross talk	%				4	4, 7
	[msec]	Rising	-	-	-	
Response Time	[msec]	Falling	-	-	-	4, 8
	[msec]	Rising + Falling	-	8	16	
		Red x	0.560	0.590	0.620	
		Red y	0.300	0.330	0.360	
		Green x	0.280	0.310	0.340	
Chromaticity of color Coordinates		Green y	0.540	0.570	0.600	4.0
(CIE 1931)		Blue x	0.125	0.155	0.185	4, 9
, ,		Blue y	0.105	0.135	0.165	
		White x	0.285	0.313	0.341	
		White y	0.309	0.329	0.349	
NTSC	%	CIE 1931	-	45	-	

AUO B141PW03 V1 Ver.0.3 6 of 36




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2 _	Maximum Brightness of five points
δ _{w5} =	Minimum Brightness of five points
2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points


Note 4: Measurement method

AUO B141PW03 V1 Ver.0.3 7 of 36



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100$$
 (%)

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

AUO B141PW03 V1 Ver.0.3 8 of 36




AU OPTRONICS CORPORATION

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




AUO B141PW03 V1 Ver.0.3 9 of 36



AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \ge 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




AUO B141PW03 V1 Ver.0.3 10 of 36



AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches wide Color TFT/LCD Module:



AUO B141PW03 V1 Ver.0.3 11 of 36



AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions
CCFL Current	ICCFL	-	6.5	[mA] rms	Note 1,2


4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

AUO B141PW03 V1 Ver.0.3 12 of 36



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
	Voltage					
PDD	VDD Power	_	-	1.6	[Watt]	Note 1/2
IDD	IDD Current	-	350	450	[mA]	Note 1/2
lRush	Inrush Current	-	-	1	[mA]	Note 3
VDDrp	Allowable	_	_	100	[mV]	
	Logic/LCD Drive				p-p	
	Ripple Voltage					

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time

AUO B141PW03 V1 Ver.0.3 13 of 36



5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform



AUO B141PW03 V1 Ver.0.3 14 of 36



5.2 Backlight Unit

CCFL Parameter guideline for CCFL Inverter selection (Ref. Remark 1)

Parameter	Min	Тур	Max	Units	Condition
CCFL current(IccFL)	2.0	6.0	6.5	[mA] rms	(Ta=25°C)
					Note 1, 6
CCFL Frequency(Fccfl)	50	62	70	[KHz]	(Ta=25°C) Note 2,3
CCFL startup Voltage(Vs)			1400	[Volt] rms	(Ta= 0°C) Note 4
CCFL startup Voltage(Vs)			1190	[Volt] rms	(Ta= 25°C) Note 4
CCFL Voltage (Reference) (Vccfl)	585	650	715	[Volt] rms	(Ta=25°C) Note 5
CCFL Power consumption (Pccfl)	-	3.9	4.3	[Watt]	(Ta=25°C) Note 5
CCFL Life-Time	12,000	-	-	Hour	(Ta=25°C)
					Note 7

To optimun TFT LCD performance, the LAMP inverter PWM Frequesncy define as:210 +/-5 Hz


Remark 1: Typ are AUO recommended Design Points.

- 1-1 All of characteristics listed are measured under the condition using the AUO Test inverter.
- 1-2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- 1-3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
- 1-4 Generally, CCFL has some amount of delay time after applying starting voltage. It is recommended to keep on applying starting voltage for 1 [Sec] until discharge.
- 1-5 CCFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- 1-6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

15 of 36 AUO B141PW03 V1 Ver.0.3



- Note 1: It should be employed the inverter which has "Duty Dimming", if ICCFL is less than 4mA.
- Note 2: CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 3: The frequency range will not affect to lamp life and reliability characteristics.
- Note 4: The output voltage of inverter should be able to give out a power after ballast capacitor, the generating capacity has to be larger than a lamp startup voltage, otherwise backlight may has blinking for a moment after turns on or can not be turned on.
- Note 5: Calculator value for reference (ICCFL×VCCFL=PCCFL)
- Note 6: Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp, are following.
 - It shall help increase the lamp lifetime and reduce leakage current.
 - a. The asymmetry rate of the inverter waveform should be less than 10%.
 - b. The distortion rate of the waveform should be within $\sqrt{2 \pm 10\%}$.
 - * Inverter output waveform had better be more similar to ideal sine wave.



Note 7: It is an edge-type BLU with single CCFL, the life-time define as the brightness decay to 50% of original value and under normal operation.

16 of 36 AUO B141PW03 V1 Ver.0.3



AU OPTRONICS CORPORATION

6. Signal Characteristic

6.1 Pixel Format Image


Following figure shows the relationship of the input signals and LCD pixel format.

		0			1			1	43	8	14	39	•
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
												•	
		•					·		•				
					•		·		:				
									•				
		:			:		•		:				
							•						
		•			•		ı		1			•	
900th Line	R	G	В	R	G	В		R	G	В	R	G	В

AUO B141PW03 V1 Ver.0.3
PDF created with pdfFactory trial version www.pdffactory.com 17 of 36



6.2 The input data format



Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 44.4 MHZ The signal
		is used to strobe the pixel data and DE signals.

AUO B141PW03 V1 Ver.0.3 18 of 36



		All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

AUO B141PW03 V1 Ver.0.3 19 of 36 PDF created with pdfFactory trial version www.pdffactory.com



6.3 Signal Description/Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.


PIN#	Signal Name	Description
1	GND	Ground
2	VDD	+3.3V Power Supply
3	VDD	+3.3V Power Supply
4	V _{EDID}	+3.3V EDID Power
5	NC	AUO Internal test
6	CLK _{EDID}	EDID Clock Input
7	DATA _{EDID}	EDID Data Input
8	ORxIN0-	LVDS differential data input
9	ORxIN0+	LVDS differential data input
10	GND	Ground
11	ORxIN1-	LVDS differential data input
12	ORxIN1+	LVDS differential data input
13	GND	Ground
14	ORxIN2-	LVDS differential data input
15	ORxIN2+	LVDS differential data input
16	GND	Ground
17	ORxCLKIN-	LVDS differential clock input
18	ORxCLKIN+	LVDS differential clock input
19	GND	Ground
20	ERxIN0-	LVDS differential data input
21	ERxIN0+	LVDS differential data input
22	GND	Ground
23	ERxIN1-	LVDS differential data input
24	ERxIN1+	LVDS differential data input
25	GND	Ground
26	ERxIN2-	LVDS differential data input
27	ERxIN2+	LVDS differential data input
28	GND	Ground
29	ERxCLKIN-	LVDS differential clock input
30	ERxCLKIN+	LVDS differential clock input

AUO B141PW03 V1 Ver.0.3 20 of 36



AU OPTRONICS CORPORATION

Note1: Start from right side





Note2: Input signals shall be low or High-impedance state when VDD is off.

21 of 36



AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1440x900 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	50	60		Hz
Clock frequency		1/ T _{Clock}		44.4		MHz
	Period	T _V	904	912	2048	
Vertical Section	Active	T _{VD}	900	900	900	T_{Line}
	Blanking	T _{VB}	4	12	1	
	Period	T _H	760	880	1024	
Horizontal	Active	T _{HD}	720	720	720	T _{Clock}
Section	Blanking	T _{HB}	40	160	-	


Note: DE mode only

AUO B141PW03 V1 Ver.0.3 22 of 36



AU OPTRONICS CORPORATION

6.4.2 Timing diagram




AUO B141PW03 V1 Ver.0.3 23 of 36



AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Danamatan		Value				
Parameter	Min. Typ. Max.		Units			
T1	0.5	-	10	(ms)		
T2	0	-	50	(ms)		
Т3	0	-	50	(ms)		
T4	400	-	-	(ms)		
T5	200	-	-	(ms)		
Т6	200	-	-	(ms)		
T7	0	-	10	(ms)		

AUO B141PW03 V1 Ver.0.3 24 of 36



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	JAE or compatible
Type / Part Number	FI-XB30SL-HF10 or compatible
Mating Housing/Part Number	FI-X30H or compatible

7.2 Backlight Unit

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1-TB

7.3 Signal for Lamp connector

Pin #	Cable color	Signal Name		
1	Pink	Lamp High Voltage		
2	White	Lamp Low Voltage		

AUO B141PW03 V1 Ver.0.3 25 of 36



8. Dynamic Test

8.1 Vibration Test

Test condition:

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

8.2 Shock Test Spec:

Test condition:

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: +/-X,+/-Y,+/-Z, one time for each side

Remark:

1. Ambient condition is $25 \pm 5^{\circ}$ °C, Relative humidity: $40\% \sim 70\%$

Non-packaged and Non-operation

AUO B141PW03 V1 Ver.0.3 26 of 36



9. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 250h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 50 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the CCFL): 30,000 hours with a confidence level 90%


AUO B141PW03 V1 Ver.0.3 27 of 36 PDF created with pdfFactory trial version www.pdffactory.com



AU OPTRONICS CORPORATION


10. Mechanical Characteristics

10.1 LCM Outline Dimension





AU OPTRONICS CORPORATION






10.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.6 mm (Ref. drawing)

Screw hole center location, from front surface = 3.1 ± 0.2 mm (Ref. drawing) Screw Torque: Maximum 2.5 kgf-cm





11. Shipping and Package

11.1 Shipping Label Format



Manufactured 05/52

Model No: B141PW03

E204356

RoHS

AU Optronics H/W: 2A


F/W:1




AU OPTRONICS CORPORATION

11.2 Carton package

The outside dimension of carton is 454 (L)mm x 388 (W)mm x 352 (H)mm







ddress	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	47	01000111	71	
0B	hex, LSB first	31	00110001	49	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	00000001	1	
11	Year of manufacture	11	00010001	17	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	03	00000011	3	
	Video input def. (digital I/P, non-TMDS,				
14	CRGB)	80	10000000	128	
15	Max H image size (rounded to cm)	1E	00011110	30	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
	Feature support (no DPMS, Active OFF, RGB,				
18	tmg Blk#1)	0A	00001010	10	
19	Red/green low bits (Lower 2:2:2:2 bits)	24	00100100	36	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	E5	11100101	229	
1B	Red x (Upper 8 bits)	97	10010111	151	
1C	Red y/ highER 8 bits	54	01010100	84	
1D	Green x	4F	01001111	79	
1E	Green y	92	10010010	146	
1F	Blue x	27	00100111	39	
20	Blue y	22	00100010	34	
21	White x	50	01010000	80	



23	22	White y	54	01010100	84	
24 Established timing 2 00 00000000 0 25 Established timing #1 01 000000001 1 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2 2C Standard timing #4 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 0 30 Standard timing #6 01 00000001 1 31 01 00000001 1 0 32 Standard timing #7 01 00000001 1 33 01 00000001 1 0 34 Standard timing #8						
25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 3 34 Standard timing #8 01 00000001 1 35	-					
26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2 2F 01 00000001 1 2 30 Standard timing #6 01 00000001 1 31 01 00000001 1 3 32 Standard timing #7 01 00000001 1 33 01 00000001 1 3 34 Standard timing #8 01 00000001 1 35 01 00000001 1 3 36 Pixel Clock/10000 LSB AB 1	-	_				_
27						
28 Standard timing #2 01 00000001 1 29 Standard timing #3 01 00000001 1 2B 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000		J				
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 3 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 0010000 160 39 Horz active Lower 8bits A0 1010000 160 3A Horz Clock/10000 USB 22 0010000 160 3A	28	Standard timing #2	01			
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 171 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 0010000 160 39 Horz blanking Lower 8bits A0 1010000 160 3A Horzk-ThorzBink Upper 4:4 bits 50 0101000 80 <t< th=""><th>29</th><th></th><th>01</th><th>00000001</th><th>1</th><th></th></t<>	29		01	00000001	1	
2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 0010001 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct-HorzBlnk Upper 4:4 bits 50 01010000 80 3B		Standard timing #3	01	00000001	1	
2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 0010001 34 38 Horz active Lower 8bits A0 1010000 160 39 Horz blanking Lower 8bits A0 1010000 160 3A Horzel Active Lower 8bits 84 10001100 132 3B Vertical Active Lower 8bits 84 1000100 132 3C Vertical Blanking Lower 8bits 1A 00011000 48 3E	2B		01	0000001	1	
ZE Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 1010111 171 37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A Horzablanking Lower 8bits 84 10000100 80 3B Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 4	2C	Standard timing #4	01	00000001	1	
2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 USB AB 10101011 171 37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlink Upper 4:4 bits 50 01010000 80 3B Vertical Blanking Lower 8bits 84 10000100 132 3C Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 </th <th>2D</th> <th></th> <th>01</th> <th>00000001</th> <th>1</th> <th></th>	2D		01	00000001	1	
30	2E	Standard timing #5	01	00000001	1	
31	2F		01	00000001	1	
32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync. Width 20 00100000 32 40 VertSync. Offset : VertSync.	30	Standard timing #6	01	00000001	1	
33	31		01	00000001	1	
34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Blanking Lower 8bits 84 10001001 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync. Width 20 0010000 32 40 VertSync. Offset : VertSync. Width 36 00110110 54 41 HorzSental Image Size Lower 8bits BD	32	Standard timing #7	01	00000001	1	
35	33		01	00000001	1	
36 Pixel Clock/10000 LSB AB 10101011 171 37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct: HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync. Width 20 0010000 32 40 VertSync. Offset: VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4) 10	34	Standard timing #8	01	00000001	1	
37 Pixel Clock/10000 USB 22 00100010 34 38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act: Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 00100000 32 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 0 45 Hori	35		01	00000001	1	
38 Horz active Lower 8bits A0 10100000 160 39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync. Width 20 00100000 32 40 VertSync. Offset : VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 0 45 Horizontal Border (zero for internal LCD) 00 000000000 0 46 <th< th=""><th>36</th><th>Pixel Clock/10000 LSB</th><th>AB</th><th>10101011</th><th>171</th><th></th></th<>	36	Pixel Clock/10000 LSB	AB	10101011	171	
39 Horz blanking Lower 8bits A0 10100000 160 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 0010000 32 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits BD 10111101 189 43 Vertical Image Size Lower 8bits BD 10111101 189 44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (ze	37	Pixel Clock/10000 USB	22	00100010	34	
3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act: Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync. Width 20 00100000 32 40 VertSync. Offset: VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 0 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) <th< th=""><th>38</th><th>Horz active Lower 8bits</th><th>A0</th><th>10100000</th><th>160</th><th></th></th<>	38	Horz active Lower 8bits	A0	10100000	160	
3B Vertical Active Lower 8bits 84 10000100 132 3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act: Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 00100000 32 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	39	Horz blanking Lower 8bits	A0	10100000	160	
3C Vertical Blanking Lower 8bits 1A 00011010 26 3D Vert Act: Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 00100000 32 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 0010000 32 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3B	Vertical Active Lower 8bits	84	10000100	132	
3E HorzSync. Offset 30 00110000 48 3F HorzSync.Width 20 00100000 32 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3C	Vertical Blanking Lower 8bits	1A	00011010	26	
3F HorzSync.Width 20 00100000 32 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3E	HorzSync. Offset	30	00110000	48	
41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	3F	HorzSync.Width	20	00100000	32	
42 Horizontal Image Size Lower 8bits 2F 00101111 47 43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	40	VertSync.Offset : VertSync.Width	36	00110110	54	
43 Vertical Image Size Lower 8bits BD 10111101 189 Horizontal & Vertical Image Size (upper 4:4 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
Horizontal & Vertical Image Size (upper 4:4	42	Horizontal Image Size Lower 8bits	2F	00101111	47	
44 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	43	Vertical Image Size Lower 8bits	BD	10111101	189	
45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0		Horizontal & Vertical Image Size (upper 4:4				
46 Vertical Border (zero for internal LCD) 00 00000000 0	44	bits)	10	00010000	16	
	45	Horizontal Border (zero for internal LCD)	00	00000000	0	
47 Signal (non-intr. norm. no stero, sen sync. neg. 18 00011000 24	46	Vertical Border (zero for internal LCD)	00	00000000	0	
41 Cignal (non mar, norm, no clore, cop cyne, nog 10 00011000 24	47	Signal (non-intr, norm, no stero, sep sync, neg	18	00011000	24	



pol)				
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	А
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	



			ı	1
	00	00000000	0	
	FE	11111110	254	
	00	00000000	0	
Manufacture P/N	42	01000010	66	В
Manufacture P/N	31	00110001	49	1
Manufacture P/N	34	00110100	52	4
Manufacture P/N	31	00110001	49	1
Manufacture P/N	50	01010000	80	Р
Manufacture P/N	57	01010111	87	W
Manufacture P/N	30	00110000	48	0
Manufacture P/N	33	00110011	51	3
Manufacture P/N	20	00100000	32	
Manufacture P/N	56	01010110	86	V
Manufacture P/N	31	00110001	49	1
	20	00100000	32	
	0A	00001010	10	
Extension Flag	00	00000000	0	
Checksum	0C	00001100	12	
	Manufacture P/N Extension Flag	FE	FE	FE