

(V) Preliminary Specifications() Final Specifications

Module	11.6"(11.57") HD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B116XTN02.3			
Note (🗭)	LED Backlight with driving circuit design			

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	s subject to change

Approved by	Date			
	03/18/2014			
Prepared by	Date			
	<u>03/18/2014</u>			
NBBU Marketing Division AU Optronics corporation				



Contents

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	13
	4.1 Absolute Ratings of TFT LCD Module	13
	4.2 Absolute Ratings of Environment	13
5.	. Electrical Characteristics	14
	5.1 TFT LCD Module	14
	5.2 Backlight Unit	17
6.	. Signal Interface Characteristic	18
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	19
	6.3 Interface Timing	20
	6.4 Power ON/OFF Sequence	21
7.	. Panel Reliability Test	24
	7.1 Vibration Test	
	7.2 Shock Test	24
	7.3 Reliability Test	24
8.	. Mechanical Characteristics	25
	8.1 LCM Outline Dimension	25
9.	. Shipping and Package	28
	9.1 Shipping Label Format	28
	9.2 Carton Package	29
	9.3 Shipping Package of Palletizing Sequence	
10	O. Appendix: EDID Description	



Record of Revision

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2013/12/06	All	First Edition for Customer		
0.2	2014/01/23	28	Shipping label : Version X20	Shipping label : Version A00	
		30	Version : X20 EDID code	Version : A00 EDID code	
1.0	2014/03/18	28	Shipping label : DP/N D72Y3	Shipping label : DP/N 296KC	
		30	EDID code	EDID code	



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B116XTN02.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B116XTN02.3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	293.8				
Active Area	[mm]	256.125 X	144.0			
Pixels H x V		1366x3(RG	iB) x 768			
Pixel Pitch	[mm]	0.1875 x 0.	1875			
Pixel Format		R.G.B. Verl	tical Stripe			
Display Mode		Normally White				
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	220 typ. (5 points average)				
Luminance Uniformity		1.6 max. (13 points)				
Contrast Ratio		400 typ				
Response Time	[ms]	8 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	2.65				
Weight	[Grams]	220 max.				
	[mm]		Min.	Тур.	Max.	
Physical Size		Length	277.5	278	278.5	
Include bracket		Width 167.5 168 168.5				
		Thickness - 3.0				
Electrical Interface		1 lane eDP				
Glass Thickness	[mm]	0.4				



Surface Treatment		Anti-Glare, Hardness 3H,
Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics The optical characteristics are measured under stable conditions at 25° C (Room Temperature) :

Item		Symbol	Conditions		Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points averag	je	185	220	-	cd/m ²	1, 4, 5.
		θR θL	Horizontal (Rig		40	45	-	degree	
Viewing Ar	Viewing Angle		CR = 10 (Lef	τ)	40	45	-	degree	4, 9
	3 -	ф н	Vertical (Upp		10	15	-		4, 3
		φ ∟	CR = 10 (Lowe	er)	30	35	-		
Luminan Uniformi		δ 5P	5 Points		-	-	1.25		1, 3, 4
	Luminance Uniformity		13 Points		-	•	1.6		2, 3, 4
Contrast Ratio		CR			_	400	_		4, 6
Cross ta	Cross talk						4		4, 7
			Rising		-		-		
Response ⁻	Гime	T _f	Falling		-		-	msec	4, 8
		T _{RT}	Rising + Falling		-	8	16		
	Red	Rx			0.537	0.567	0.597		
	Hea	Ry			0.304	0.334	0.364		
	Green	Gx			0.300	0.330	0.360		
Coloi /		Gy			0.539	0.569	0.599		
Chromaticity Coodinates	Disease	Bx	CIE 1931		0.125	0.155	0.185		4
	Blue	Ву			0.106	0.136	0.166	-	
	\A/la:4 -	Wx			0.283	0.313	0.343		
	White	Wy			0.299	0.329	0.359		
NTSC		%			-	45	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


0		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where



AU OPTRONICS CORPORATION


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin one channel Module









AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


ltore.	Item Symbol Min Max Unit						
Item	Symbol	IVIII	IVIAX	Unit	Conditions		
Operating Temperature	TOP	0	+50	[°C]	Note 4		
Operation Humidity	HOP	5	95	[%RH]	Note 4		
Storage Temperature	TST	-20	+60	[°C]	Note 4		
Storage Humidity	HST	5	95	[%RH]	Note 4		

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module


5.1.1 Power Specification


Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.8	[Watt]	Note 1
IDD	IDD Current	-	1	242	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Note 2: Measure Condition






5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	120		1320	mV

Follow as VESA display port standard V1.2



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display port AUX_CH										
		Min	Тур	Max	unit						
VCM	AUX DC Common Mode Voltage		0		V						
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V						

Follow as VESA display port standard V1.2

Display Port VHPD signal:

	Display p	ort VHPD			
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		3.6	٧

Follow as VESA display port standard V1.2



AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.95	[Watt]	(Ta=25℃), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2 I _F =20 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	-	2K	Hz	
PWM Duty Ratio	Duty	5		100	%	



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	66	5
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
							1					•,	
		•					•						
							•						
					•		•						
768th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	SMT
Type / Part Number	MSK24036P8
Mating Housing/Part Number	LED Light bar

6.2.2 Pin Assignment

eDP is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal Name	Signal Name	Pin	Signal Name	Signal Name
1	DCR_EN_IN	DCR_EN(NC)	16	LCD_GND	LCD logic and driver ground
2	H_GND	High Speed Ground	17	HPD	HPD signale pin
3	Lane1_N	Comp Signal Link Lane 1	18	BL_GND	Backlight ground
4	Lane1_P	True Signal Link Lane 1	19	BL_GND	Backlight ground
5	H_GND	High Speed Ground	20	BL_GND	Backlight ground
6	Lane0_N	Comp Signal Link Lane 0	21	BL_GND	Backlight ground
7	Lane0_P	True Signal Link Lane 0	22	BL_Enable	Backlight On / Off
8	H_GND	High Speed Ground	23	BL_PWM_DIM	System PWM signal Input
9	AUX_CH_P	True Signal Auxiliary Ch.	24	NC	Reserved for LCD manufacture's use
10	AUX_CH_N	Comp Signal Auxiliary Ch.	25	NC	Reserved for LCD manufacture's use
11	H_GND	High Speed Ground	26	BL_PWR	Backlight power
12	LCD_VCC	LCD logic and driver power	27	BL_PWR	Backlight power
13	LCD_VCC	LCD logic and driver power	28	BL_PWR	Backlight power
14	LCD_Self_Test	LCD Panel Self Test Enable	29	BL_PWR	Backlight power
15	LCD_GND	LCD logic and driver ground	30	CM_EN_IN	CM_EN(NC)



Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parar	meter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-		60	-	Hz
Clock fro	equency	1/ T _{Clock}	66.4	TBD	80	MHz
	Period	T _V	776	TBD	1000	
Vertical	Active	T _{VD}		768		T_{Line}
Section	Blanking	T _{VB}	8	TBD	232	
	Period	T _H	1426	TBD	2000	
Horizontal Section	Active	T _{HD}		1366		T_{Clock}
	Blanking	T HB	60	TBD	634	




AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only




Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes
parameter		Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			


- Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
 - -upon LCDVDD power on (with in T2 max)-when the "Novideostream Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
 - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



 $\label{thm:note:when the adapter is hot plugged, the backlight power supply sequence is shown as below. \\$



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	. 2
T16	10	2
T17	10	<u>.</u>
T18	0.5	10
T19	1*	
T20	1*	

Seamless change: T19/T20 = 5xT_{PWM}* *T_{PWM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test


Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

B116XTN02 V3 Document Version: .01



B116XTN02'V3 Document Version ::01



9. Shipping and Package

9.1 Shipping Label Format

Shipping label



XXX-XXXX-A00 Made in China **DP/N 0D72Y3**

Manufactured YY/MM Model No: B116XTN02.3 AU Optronics MADE IN CHINA (Z30) H/W::

C N US (







Carton label



AU Optronics

QTY: 60





MODEL NO: B116XTN02.3

PART NO: 97.11B09.302


CUSTOMER NO:

CARTON NO:


Made in China

9.2 Carton Package

The outside dimension of carton is 553(L)mm* 275(W)mm* 379(H)mm



9.3 Shipping Package of Palletizing Sequence



10 Appendix: FDID Description

	Byte	Field Name and Comments	Value	Value	Value
	(hex)		(hex)	(binary)	(DEC)
	1	Header Header	FF 00	00000000 11111111	0 255
	2	Header	FF	11111111	255
Header	3	Header	FF	11111111	255
<u>6</u>	4	Header	FF	11111111	255
_	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	<u> </u>
	8 9	EISA manufacture code = 3 Character ID EISA manufacture code (Compressed ASCII)	06 AF	00000110 10101111	<u>6</u> 175
	0A	Panel Supplier Reserved – Product Code	5C	010111100	92
n nct	0B	Panel Supplier Reserved – Product Code	23	00100011	35
rod rsio	0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
Vendor / Product EDID Version	0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
흉무	0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
e 🖽	0F 10	LCD module Serial No - Preferred but Optional ("0" if not used) Week of manufacture	00	00000000 00000001	<u> </u>
	11	Year of manufacture	18	00011000	24
	12	EDID structure version # = 1	01	00000001	1
	13	EDID revision # = 4	04	00000100	4
"	14	Video I/P definition	90	10010000	144
Display Parameters	15	Max H image size = ?? CM(Rounded to cm)	1A	00011010	26
Display arameter	16	Max V image size = ?? cm(Rounded to cm)	0E	00001110	14
Ω Š	17	Display gamma = (gamma ×100)-100 = Example: (2.2×100) – 100 = 120	78	01111000	120
ш	18	Feature support	02	00000010	2
	19	Red/Green Low bit (RxRy/GxGy)	6B	01101011	107
	1A	Blue/White Low bit (BxBy/WxWy)	F5	11110101	245
	1B	Red X Rx = 0.???	91	10010001	145
<u>-</u> ′0	1C	Red Y Ry = 0.???	55	01010101	85
olo ates	1D	Green X Rx = 0.???	54	01010100	84
O Ë			_		
Panel Color Coordinates	1E	Green Y Ry = 0.???	91	10010001	145
ΔŌ	1F	Blue X Rx = 0.???	27	00100111	39
	20	Blue Y Ry = 0.???	22	00100010	34
	21	White X Rx = 0.???	50	01010000	80
	22	White Y Ry = 0.???	54	01010100	84
7 D	23	Established timings 1 (00h if not used)	00	00000000	0
shed	24	Established timings 2 (00h if not used)	00	00000000	0
<i>∞</i> ⊨	25	Manufacturer's timings (00h if not used)	00	00000000	0
	Byte (hex)	Field Name and Comments	Value (hex)	Value (binary)	Value (DEC)
	26	Standard timing ID1 (01h if not used)	01	00000001	1
	27 28	Standard timing ID1 (01h if not used) Standard timing ID2 (01h if not used)	01	00000001 00000001	<u>1</u> 1
	29 2A	Standard timing ID2 (01h if not used) Standard timing ID3 (01h if not used)	01	00000001 00000001	1
Standard Timing ID	2B	Standard timing ID3 (01h into used) Standard timing ID3 (01h if not used)	01	00000001	1
Ē	2C 2D	Standard timing ID4 (01h if not used) Standard timing ID4 (01h if not used)	01	00000001 00000001	1
뒫	2E	Standard timing ID4 (0111 not used) Standard timing ID5 (01h if not used)	01	0000001	1
andi	2F 30	Standard timing ID5 (01h if not used) Standard timing ID6 (01h if not used)	01	00000001 00000001	<u>1</u> 1
	31	Standard timing ID6 (01h if not used)	01	00000001	1
έš				0000001	<u>1</u>
ťš	32 33	Standard timing ID7 (01h if not used)	01		
ζζ	33 34	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used)	01 01	00000001 00000001	1
# T	33 34 35	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used)	01 01 01	00000001 00000001 00000001	1 1
275	33 34 35 36 37	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB)	01 01 01 CE 1D	00000001 00000001 00000001 11001110 00011101	1
מני	33 34 35 36 37 38	Standard timing ID7 (01h if not used)	01 01 01 CE 1D 56	00000001 00000001 00000001 11001110 00011101 01010110	1 1 206 29 86
	33 34 35 36 37	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB)	01 01 01 CE 1D	00000001 00000001 00000001 11001110 00011101	1 1 206 29
	33 34 35 36 37 38 39	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines	01 01 01 CE 1D 56 E2	00000001 00000001 00000001 11001110 00011101 01010110 11100010	1 1 206 29 86 226
- PAS	33 34 35 36 37 38 39 3A 3B	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	01 01 01 CE 1D 56 E2 50 00	0000001 00000001 00000001 11001110 00011101 01010110 11100010 01010000 000000	1 206 29 86 226 80 0
	33 34 35 36 37 38 39 3A 3B 3C 3D	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	01 01 01 CE 1D 56 E2 50 00 1E 30	0000001 0000001 00000001 11001110 00011101 01010110 11100010 01010000 000000	1 206 29 86 226 80 0 30
	33 34 35 36 37 38 39 3A 3B	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	01 01 01 CE 1D 56 E2 50 00	0000001 00000001 00000001 11001110 00011101 01010110 11100010 01010000 000000	1 206 29 86 226 80 0
	33 34 35 36 37 38 39 3A 3B 3C 3D 3E	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ???? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Tnfp) = ?? pixels Horizontal Sync, Pulse Width = ??? pixels Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines	01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36	0000001 0000001 00000001 11001110 00011101 01010110 0101000 000000	1 206 29 86 226 80 0 30 48 38 22 54
	33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Thfp) = ?? pixels Horizontal Sync, Pulse Width = ??? pixels Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines Horizontal Vertical Sync Offset/Width upper 2 bits	01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36 0F	0000001 00000001 00000001 11001110 00011101 01010110 0101000 000000	1 206 29 86 226 80 0 30 48 38 22 54
Timing Descripter #1	33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40 41	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Thfp) = ?? pixels Horizontal Sync, Pulse Width = ??? pixels Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines Horizontal Vertical Sync Offset/Width upper 2 bits Horizontal Image Size = ??? mm	01 01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36 0F	0000001 0000001 00000001 11001110 00011101 0101010 0101000 000000	1 206 29 86 226 80 0 30 48 38 22 54
	33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Thfp) = ?? pixels Horizontal Sync, Pulse Width = ??? pixels Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines Horizontal Vertical Sync Offset/Width upper 2 bits	01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36 0F	0000001 00000001 00000001 11001110 00011101 01010110 0101000 000000	1 206 29 86 226 80 0 30 48 38 22 54
	33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40 41 42 43 44 45	Standard timing ID7 (01h if not used) Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ???? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Tnfp) = ?? pixels Horizontal Sync, Pulse Width = ??? pixels Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ? lines Horizontal Vertical Sync Offset/Width upper 2 bits Horizontal Image Size = ??? mm Vertical image Size ??? mm Horizontal Image Size / Vertical image size Horizontal Border = 0 (Zero for Notebook LCD)	01 01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36 0F 00 90	0000001 0000001 0000001 10000001 11001110 00011101 0101010 0101000 000000	1 1 206 29 86 226 80 0 30 48 38 22 54 15 0
	33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 40 41 42 43	Standard timing ID7 (01h if not used) Standard timing ID8 (01h if not used) Pixel Clock/10,000 (LSB) Pixel Clock/10,000 (MSB) Horizontal Active = ???? pixels (lower 8 bits) Horizontal Blanking (Thbp) = 320 pixels (lower 8 bits) Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = ??? lines Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) Vertical Active: Vertical Blanking (Tvbp) (upper4:4 bits) Horizontal Sync, Offset (Thfp) = ?? pixels Horizontal Sync, Offset (Tvfp) = ? lines Sync Width = ? lines Horizontal Vertical Sync OffsetWidth upper 2 bits Horizontal Image Size = ??? mm Horizontal Image Size / Vertical image size	01 01 01 CE 1D 56 E2 50 00 1E 30 26 16 36 0F 00 90	0000001 0000001 0000001 1000110 11001110 0101100 0101000 00011110 0011101 001110 001110 0011110 0011000 0010110 0010110 0010110 0010111 000000	1 1 206 29 86 226 80 0 30 48 38 22 54 15 0

	Byte	Field Name and Comments	Value	Value	Value
	(hex)	Field Name and Comments	(hex)	(binary)	(DEC)
er#2 er#1)	48	Pixel Clock/10,000 (LSB)	CE	11001110	206
	49	Pixel Clock/10,000 (MSB)	1D	00011101	29
	4A	Horizontal Active = xxxx pixels (lower 8 bits)	56	01010110	86
	4B 4C	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	71 52	01110001	113
	4C 4D	Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) Vertical Active = xxxx lines	00	01010010 00000000	82 0
	4D 4E	Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels)	1E	00011110	30
	4F	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
	50	Horizontal Sync, Offset (Thfp) = xxxx pixels	26	00100110	38
rigi ta	51	Horizontal Sync, Pulse Width = xxxx pixels	16	00010110	22
Timing Descripter #2 (=Timing Descripter #1)	52	Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx lines	36	00110110	54
	53	Horizontal Vertical Sync Offset/Width upper 2 bits	0F	00001111	15
	54	Horizontal Image Size =xxx mm	00	00000000	0
ᄩᆖ	55	Vertical image Size = xxx mm	90	10010000	144
	56	Horizontal Image Size / Vertical image size	10	00010000	16
	57 58	Horizontal Border = 0 (Zero for Notebook LCD) Vertical Border = 0 (Zero for Notebook LCD)	00	0000000 0000000	0
	36	Bit[7] 0: Non-interlace, 1: Interlace	00	0000000	U
		Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3			
		Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital			
		composite, 11: Digital separate			
	59	Bit[2:1] : The int	1A	00011010	26
	5A	Flag	00	00000000	0
	5B	Flag	00	00000000	0
	5C	Flag	00	00000000	0
	5D	Data Type Tag: Alphanumeric Data String (ASCII) ==> fix=FE	FE	11111110	254
	5E	Flag	00	00000000	0
	5F	Dell P/N 1 st Character	32	00110010	50
_ص ۵	60	Dell P/N 2 nd Character	39	00111001	57
乗 達	61	Dell P/N 3 rd Character	36	00110110	54
Timing Descripter #3 Dell specific information	62	Dell P/N 4 th Character	4B	01001011	/5
	63	Dell P/N 5 th Character	43	01000011	67
l e iji		EDID Revision			
g g		Bit[6:0] See charts below			
<u> </u>	64	Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
	65	Manufacturer P/N	42	01000010	66
	66 67	Manufacturer P/N	31 31	00110001 00110001	49 49
	68	Manufacturer P/N Manufacturer P/N	36	00110001	54
	69	Manufacturer P/N	58	01011000	88
	6A	Manufacturer P/N	54	01010100	84
		Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining			
	6B	char = 20h)	4E	01001110	78
4	6C	Flag	00	00000000	0
	6D	Flag	00	00000000	0
	6E	Flag	00	00000000	0
	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
	70 71	Flag	00	00000000	0
#	72	Color Management Panel Structure	00 41	0000000 01000001	65
pte	73	Frame Rate	22	00100001	34
Timing Descripter #4	74	Light Controller Interface and Luminance	96	10010110	150
	75	Outdoor Features	01	00000001	1
	76	Multi-Media Features	11	00010001	17
Ē	77	Multi-Media Features	00	00000000	0
F	78	Special Features #1	00	00000000	0
	79	Special Features #2	02	00000010	2
	7A	Special Features #3	01	00000001	1
	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
	7C 7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20 20	00100000 00100000	32 32
ű Ü	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
Chec	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	F8	11111000	248
		The region of the region of the recognition of the region	. 0	11111000	210