

# ( ) Preliminary Specifications( V ) Final Specifications

Module	10.1" SD+ 16:9 Color TFT-LCD
Model Name	B101EW01 V2
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
<u>AII</u>	7/23/2009	Howard Lee	7/23/2009
Checked & Approved by	Date	Prepared by	
		<u>Carol Tang</u>	7/23/2009
Note: This Specification is s notice.	ubject to change without	NBBU Marketii AU Optronics	



## **Contents**

1.	Handling Precautions	4
	General Description	
	2.1 General Specification	
	2.2 Optical Characteristics	
3.	Functional Block Diagram	
	ne following diagram shows the functional block of the 10.1 inches wide Color TFT/LC	
	Pin (One ch/connector Module).4. Absolute Maximum Ratings	
	Absolute Maximum Ratings	
	4.1 Absolute Ratings of TFT LCD Module	
	4.2 Absolute Ratings of Environment	
5.	Electrical characteristics	
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	15
6.	Signal Characteristic	16
	6.1 Pixel Format Image	16
	6.2 The input data format	17
	6.3 Integration Interface Requirement	18
	6.4 Interface Timing	20
	6.5 Power Sequence	21
	6.5.1 Panel Power Sequence	21
7.	Panel Reliability Test	23
	7.1 Vibration Test	23
	7.2 Shock Test	23
	7.3 Reliability Test	23
8.	Mechanical Characteristics	24
	8.1 LCM Outline Dimension	24
9.	Shipping and Package	26
	9.1 Shipping Label Format	26
	9.2 Carton Package	27
	9.3 Shipping package of palletizing sequence	27
10	). Appendix	28
	10.1 EDID description	28
	10.1 IIS description	31



## **Record of Revision**

<b>Version and Date</b>	Page	Old description	New Description	Remark
0.1 2009/04/15	All	First Edition for Customer		
0.2 2009/04/27	22		Update timing drawing	
0.3 2009/05/07	21	Clock frequency max 90MHz	Clock frequency max 80MHz	
	26	HW control table [Radium IC]	HW control table [Novatek IC]	
	27	Carton Package (1 layer)	Carton Package (2 layer)	
	28~31		Update EDID	
0.4 2009/05/18	21	Clock Frequency 62.18 MHz	Clock Frequency 61.5 MHz	
	26	Shipping Label Format	Add Lenovo barcode information	
	32~39		Add Appendix IIS description	
1.0 2009/06/04	23~24		2D drawing update	
	27~29		EDID update	
1.1 2009/07/20	15	PWM duty ratio min 5%	PWM duty ratio min 1% (remark frequency <5KHz)	
	21~22	Panel power sequency	Update timing drawing and setting	
2.0 2009/07/23	5~6	Response time 16ms typ	Response time 16ms typ / 32ms max	



AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

## 2. General Description

B101EW01 V2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support 1280(H) x 720(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B101EW01 V2 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	255.54(10.1W")					
Active Area	[mm]	222.72(H) X 125.28(V)					
Pixels H x V		1280x3(RGB	) x 720				
Pixel Pitch	[mm]	0.1740 (H) x	0.1740 (V)				
Pixel Arrangement		R.G.B. Vertic	al Stripe				
Display Mode		Normally Wh	ite				
White Luminance Note: ILED is LED current	[cd/m <sup>2</sup> ]	180 typ (Note1)					
Luminance Uniformity (5P)		1.25 max					
Contrast Ratio		500 typ					
Response Time	[ms]	16 typ, 32ms	max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	7yp 2.7W 3.1W	Max 2.9W 3.3W	Note Type I , V <sub>in</sub> = Type I , V <sub>in</sub> =	12V		
Weight	[Grams]	@ Black pattern 175 max.					
Physical Size (w/ bracket & PCBA)	[mm]	Max Typical Min	L 233.5 233.0 232.5	W 147 146.5 146.0	T 3.6		
Electrical Interface		1 channel LV					




Glass Thickness	[mm]	0.5
Surface Treatment		Anti-Glare
Support Color		262K colors ( RGB 6-bit )
Temperature Range		
Operating	[°C]	0 to +50
Storage (Non-Operating)	[°C] [°C]	-20 to +60
RoHS Compliance		RoHS Compliance

**2.2 Optical Characteristics** The optical characteristics are measured under stable conditions at 25  $^{\circ}$ C (Room Temperature) :


Item		Symbol	Condi		Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average		153	180	-	cd/m <sup>2</sup>	1, 4, 5
Viewing Angle		$rac{ heta}{ heta}$ L	Horizontal CR = 10	(Right) (Left)	40 40	45 45	-	degree	1 0
		<b>ф</b> н <b>ф</b> ∟	Vertical CR = 10	(Upper) (Lower)	10 30	15 35	- -		4, 9
Luminan Uniformi		$\delta$ 5P	5 Po	ints	-	-	1.25		1, 3, 4
Luminan Uniformi		δ <sub>13P</sub>	13 Points		-	ı	1.60		2, 3, 4
Contrast R	atio	CR			400	500	-		4, 6
Cross ta	lk	%					4		4, 7
		Tr	Rising		-	ı	-		
Response 7	Гime	$T_f$	Falling		-	-	-	msec	4, 8
		$T_{RT}$	Rising + Falling		-	16	32		
	Red	Rx			0.551	0.581	0.611		
	Hea	Ry			0.307	0.337	0.367		
	Green	Gx			0.302	0.332	0.362		
Color / Chromaticity	Green	Gy			0.545	0.575	0.605		
Coodinates	Blue	Вх	CIE 1	931	0.130	0.160	0.190		4
	Diue	Ву			0.108	0.138	0.168		
	White	Wx			0.283	0.313	0.343		
	Wille	Wy			0.299	0.329	0.359		
NTSC		%			-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta$ w13	= '	Minimum Brightness of thirteen points



#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

#### Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state



AU OPTRONICS CORPORATION


Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

#### Where


 $Y_A =$  Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





## 3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 40 Pin (One ch/connector Module).





#### AU OPTRONICS CORPORATION

## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



### 5. Electrical characteristics

#### 5.1 TFT LCD Module

#### 5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Unit	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	0.7	0.8	[Watt	Note 1/2
IDD	IDD Current	-	-	250	[mA]	Note 1/2
IRush	Inrush Current	-	-	1500	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





13 of 38 B101EW01 V2 document version : 2.0 Vin rising time



#### **5.1.2 Signal Electrical Characteristics**


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
$V_{th}$	Differential Input High Threshold (Vcm=+1.2V)		100	[mV]
V <sub>tl</sub>	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
V <sub>ID</sub>	Differential Input Voltage	100	600	[mV]
V <sub>cm</sub>	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	2.0	2.1	[Watt]	(Ta=25°C), Note 1 Type I , V <sub>in</sub> =12V
Concumption		-	2.4	2.5	[Watt]	(Ta=25°C), Note 1 Type II , V <sub>in</sub> =5V
LED Life-Time	N/A	12,000	-	-	Hour	(Ta=25°C), Note 2
						I <sub>F</sub> =20 mA

P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency Note 1: Calculator value for reference

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous

Note 3: This panel will support lower duty ratio at PWM conditional frequency. The PWM frequency constrain between 100 Hz to 300 Hz and a same typical 200Hz. The duty ratio support from 5% to 100%.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Dower Cumply	\/I ED	6.0	12.0	21.0	[Volt]	Type I, Note 1
LED Power Supply	VLED	4.5	5	5.5	[Volt]	Type II, Note 1
LED Enable Input High Level	== =	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	
PWM Logic Input Low Level		-	-	0.8	[Volt]	
PWM Input Frequency	FPWM	100	-	1K	Hz	
PWM Duty Ratio	Duty	1		100	%	PWM Frequency
PWM Duty Ratio	Duty	15		100	%	PWM Frequency ≥500 Hz

Note 1: Type I and II is an independent of design parameter. It should be separated from system design.



## 6. Signal Characteristic

## 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1280
1st Line	R G B	R G B		R G B	R G B
			•		
	'	'		•	i i
					:
	'		•	•	·
	.		*		
	'		'	'	'
720th Line	R G B	R G B		R G B	R G B



## 6.2 The input data format

RxCLKIN	N	
RxIN0	G0 R5 R4 R3 R2 R1 R0	$\sim$
RxIN1	B1 B0 G5 G4 G3 G2 G1	$\rightarrow$
RxIN2	DE VS HS B5 B4 B3 B2	$\supset$

	T	T
Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	, ,	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	·
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	,	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 54.2MHZ.The signal is
		used to strobe the pixel data and DE signals. All
		pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



## **6.3 Integration Interface Requirement**

### **6.3.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector		
Manufacturer	IPEX		
Type / Part Number	IPEX 20455-040E-12		
Mating Housing/Part Number	IPEX 20453-040T-11 or compatible		

#### 6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.


GND AVDD	Ground			
AVDD				
	Power Supply +3.3V			
AVDD	Power Supply +3.3V			
VEDID	EDID +3.3V Power			
NC	No Connection (Reserve)			
CLK_EDID	EDID Clock Input			
DAT EDID	EDID Data Input			
Rin0-	-LVDSdifferential data input(R0-R5,G0)			
Rin0+	+LVDSdifferential data input(R0-R5,G0)			
GND	Ground			
Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)			
Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)			
GND	Ground			
Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)			
Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)			
GND	Ground			
ClkIN-	-LVDSdifferential clock input			
ClkIN+	+LVDSdifferential clock input			
GND	Ground-Shield			
LVDS_EN	LVDS Enable			
NC	No Connection (Reserve)			
GND	Ground-Shield			
NC	No Connection (Reserve)			
NC	No Connection (Reserve)			
GND	Ground-Shield			
NC	No Connection (Reserve)			
NC	No Connection (Reserve)			
GND	Ground-Shield			
NC	No Connection (Reserve)			
	CLK_EDID  DAT_EDID  Rin0- Rin0- Rin1- Rin1- GND Rin2- Rin2- GND ClkIN- ClkIN- ClkIN- GND LVDS_EN NC GND NC NC GND NC NC GND NC NC GND NC CRD NC GND NC GND NC GND			



30	NC	No Connection (Reserve)
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	No Connection (Reserve)
35	VPWM_EN	System PWM Logic Input Level
36	VLED_EN	LED enable input level
37	NC	No Connection (Reserve)
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Note1: Start from right side



Note1: Input signals shall be low or High-impedance state when VDD is off.

19 of 38 B101EW01 V2 document version : 2.0



AU OPTRONICS CORPORATION

### 6.4 Interface Timing


#### 6.4.1 Timing Characteristics

Basically, interface timings should match the 1280 x 720 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60		Hz
Clock frequency		1/ T <sub>Clock</sub>	57.2	61.5	80	MHz
	Period	T <sub>V</sub>	728	736	1023	
Vertical	Active	T <sub>VD</sub>	720	720	720	$T_{Line}$
Section	Blanking	T <sub>VB</sub>	8	16	303	
	Period	T <sub>H</sub>	1310	1408	2047	
Horizontal	Active	T <sub>HD</sub>	1280	1280	1280	$T_{Clock}$
Section	Blanking	<b>T</b> HB	30	128	767	

Note: DE mode only

#### 6.4.2 Timing diagram






AU OPTRONICS CORPORATION

#### 6.5 Power Sequence

#### 6.5.1 Panel Power Sequence

VDD power and LED on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.





	Value					
Parameter	Min.(ms)	Typ.(ms)	Max.(ms)			
T1	0.5	-	10			
T2	0	-	50			
Т3	200	-	-			
Т4	0	-	-			
Т5	0	-	-			
Т6	0	-	10			
Т7	150	-	-			
Т8	0		-			
Т9	0	-	-			
T10	0	-	-			
T11	0	-	-			
T12	0.5	-	-			
T13	0	-	-			

Note 1: If T4<200ms, the display garbage may occur. We suggest T4>200ms to avoid the display garbage.

Note 2: If T1 or T2 < 0.5 ms, the inrush current may cause the damage of fuse. If the T1 or T12 < 0.5 ms, the inrush current I<sup>2</sup>t is under typical melt of fuse Spec., there's no above mentioned problem.

22 of 38



### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
230	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

### 8. Mechanical Characteristics


### **8.1 LCM Outline Dimension**



B101EW01 V2 document version : 2.0 24 of 38



AU OPTRONICS CORPORATION



25 of 38



## 9. Shipping and Package

## 9.1 Shipping Label Format



Manufactured 09/06 Model No: B101EW01 V2 **AU Optronics** MADE IN China (S1)

HW: 0A FW:1

c A us Pb


11S27R2400Z1ZGAKC00000 925 P/N 27R2400 FRU 0000000

#### \* H/W code control table :


IC Combination		Control Code	H/W
Source	Novatek	OAXXG	OA
Gate	Novatek	OAXXG	OA



## 9.2 Carton Package



## 9.3 Shipping package of palletizing sequence





# 10.1 EDID description

## B101EW01 V2 EDID Code

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01	Header	FF	111111111	255
02	Header	FF	111111111	255
03	Header	FF	11111111	255
04	Header	FF	111111111	255
05	Header	FF	111111111	255
06	Header	FF	11111111	255
07	Header	00	00000000	0
80	ID Manufacturer Name	30	00110000	48
09	ind Manufacturer Name	AE	10101110	174
0A	ID Product Code	11	00010001	17
0B		40	01000000	64
0C		00	00000000	0
0D	ID Serial Number (32-bit serial number)	00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of Manufacture	01	00000001	1
11	Year of Manufacture	13	00010011	19
12	EDID Structure version	01	00000001	1
13	EDID Revision	03	00000011	3
14	Video Input Definition	80	10000000	128
15	Max H Image Size(cm)	16	00010110	22
16	Max V Image Size(cm)	0D	00001101	13
17	Display gamma (gamma x 100)-100	78	01111000	120
18	Feature support(DPMS)	EA	11101010	234
19	Red/Green Low Bits	D1	11010001	209
1A	Blue/White Low Bits	15	00010101	21
1B	Red x	94	10010100	148
1C	Red y	56	01010110	86
1D	Green x	55	01010110	85
1E	Green y	93	10010011	147
1F	Blue x	29	00101001	41
20	Blue y	23	00100011	35
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established Timing 1	00	00000000	0
24	Established Timing 2	00	00000000	0
25	Manufacturer's Timings	00	00000000	0
26	Standard Timing Identification #1	01	00000000	1
27		01	00000001	1
28	Standard Timing Identification #2	01	00000001	1



	Ad of Thomas dol	•		1
29		01	00000001	1
2A	Standard Timing Identification #3	01	00000001	1
2B	Otandard Timing Idontinoation #0	01	00000001	1
2C	Standard Timing Identification #4	01	00000001	1
2D	otarioa. o minigration in a	01	00000001	1
2E	Standard Timing Identification #5	01	00000001	1
2F	Standard Timing Identification #5	01	00000001	1
30	Standard Timing Identification #6	01	00000001	1
31	Standard Tillling Identification #0	01	00000001	1
32	Standard Timing Identification #7	01	00000001	1
33		01	00000001	1
34	Standard Timing Identification #8	01	00000001	1
35	Standard Tilling Identification #6	01	00000001	1
36	Pixel Clock/10,000 (LSB)	06	00000110	6
37	Pixel Clock/10,000 (MSB) /	18	00011000	24
38	Horizontal Active	00	00000000	0
39	Horizontal Blanking	70	01110000	112
3A	Horizontal Active : Horizontal Blanking	50	01010000	80
3B	Vertical Active	D0	11010000	208
3C	Vertical Blanking	10	00010000	16
3D	Vertical Active: Vertical Blanking	20	00100000	32
3E	Horizontal Sync. Offset	30	00110000	48
3F	Horizontal Sync Pulse Width	20	00100000	32
40	Vertical Sync Offset : Sync Width	36	00110110	54
41	Horizontal Vertical Sync Offset/Width upper 2bits	00	00000000	0
42	Horizontal Image Size	DE	11011110	222
43	Vertical Image Size	7D	01111101	125
44	Horizontal & Vertical Image Size	00	00000000	0
45	Horizontal Border	00	00000000	0
46	Vertical Border	00	00000000	0
47	Flags	18	00011000	24
48	Pixel Clock/10,000 (LSB) (Slow Refresh rate)	03	00000011	3
49	Pixel Clock/10,000 (MSB) / (Slow Refresh rate)	14	00010100	20
4A	Horizontal Active	00	00000000	0
4B	Horizontal Blanking	70	01110000	112
4C	Horizontal Active : Horizontal Blanking	50	01010000	80
4D	Vertical Active	D0	11010000	208
4E	Vertical Blanking	10	00010000	16
4F	Vertical Active : Vertical Blanking	20	0010000	32
50	Horizontal Sync. Offset	30	00110000	48
51	Horizontal Sync Pulse Width	20	00100000	32
52	Vertical Sync Offset : Sync Width	36	00110110	54
32	Horizontal Vertical Sync Offset/Width upper 2bits =	30	00110110	54
53	0	00	00000000	0
54	Horizontal Image Size	DE	11011110	222
55	Vertical Image Size	7D	01111101	125
56	Horizontal & Vertical Image Size	00	00000000	0



57	Horizontal Border	00	0000000	١
	Vertical Border	00	00000000	0
58	Flags	00	00000000	0
59	Flag	18	00011000	24
5A	Flag	00	00000000	0
5B	Flag	00	00000000	0
5C 5D	Data Type Tag	00	00000000	0
5E	Flag	0F		15 0
5F	(Horizontal active pixel /8)-31	00 81	10000001	129
60	Image Aspect Ratio	0A		10
61	Middle Refresh Rate	32	00001010	50
62	(Horizontal active pixel /8)-31	81	10000001	129
63	Image Aspect Ratio	0A	00001010	10
64	Low Refresh Rate	28	00101000	40
65	Brightness(1/10nit)	12	00010010	18
66	Feature flag	09	00010010	9
67	Reserved	00	00000000	0
68		06	00000110	6
69	LCD Supplier manufacture Code (3 character ID)	AF	10101111	175
6A	LCD Supplier Product code	56	01010111	86
6B	LCD Supplier Product code	32	00110010	50
6C	Flag	00	00000000	0
6D	Flag	00	00000000	0
6E	Flag	00	00000000	0
6F	Data Type Tag	FE	11111110	254
70	Flag	00	00000000	0
71	Model Name	42	01000010	66
72	Model Name	31	00110001	49
73	Model Name	30	00110000	48
74	Model Name	31	00110001	49
75	Model Name	45	01000101	69
76	Model Name	57	01010111	87
77	Model Name	30	00110000	48
78	Model Name	31	00110001	49
79	Model Name	20	00100000	32
7 <b>A</b>	Model Name	56	01010110	86
7B	Model Name	32	00110010	50
7C	Model Name	20	00100000	32
7D	Model Name	0A	00001010	10
7E	Extension flag	00	00000000	0
7F	Checksum	E3	11100011	227
-	•	•	•	•

B101EW01 V2 document version : 2.0 30 of 38