

CUSTOMER APPROVAL SHEET

C	Company Name	
	MODEL	A043FW05 V0
	CUSTOMER	Title:
	APPROVED	Name :
	APPROVAL FOR SPECIFICAT	TIONS ONLY (Spec. Ver.
	APPROVAL FOR SPECIFICAT	TIONS AND ES SAMPLE (Spec. Ver. 0.1)
	APPROVAL FOR SPECIFICAT	TIONS AND CS SAMPLE (Spec. Ver. 0.1)
	CUSTOMER REMARK:	



Doc. version :	0.1			
Total pages :	33			
Date :	2012/06/08			

Product Specification 4.3" COLOR TFT-LCD MODULE/PANEL

>Preliminary Specification
>Final Specification

Note: The content of this specification is subject to change.

© 2012 AU Optronics All Rights Reserved, Do Not Copy.



Version:	0.1
----------	-----

Page: 1/33

Record of Revision

Version	Revise Date	Page	Content
0.0			First Draft



Version:

Page: 2/33

0.1

Contents

Α.	A. General Information	3	3
В.	3. Outline Dimension	4	1
C.	C. Electrical Specifications		=
	1. TFT LCD Panel Pin Assignment		5
	2. Absolute Maximum Ratings	6	Ē
	3. Electrical DC Characteristics		7
	4. Electrical AC Characteristics	A 44	=
	5. Serial Interface Characteristics		2
	5. Power On/Off Characteristics	20	
D.		D D	1
E.			3
	1. Electrical Characteristics		
	2. Mechanical Characteristics	23	3
	3. Life Test Condition	24	4
	4. Attention	2!	5
F.	Reliability Test Items	26	Ξ
G.	·		
	9. Packing and Marking	28	:
Н.	f. Application Note	29	:
	H. Application Note	29	-
l F	Precautions	30	



Page: 3/33


A. General Information

This product is for PND application.

NO.	Item	Unit	Specification	Remark
1	Screen Size	inch	4.3(Diagonal)	
2	Display Resolution	dot	480RGB(H)×272(V)	
3	Overall Dimension	mm	102.5(H) ×63.3(V) × 1.435(T)	Note 1
4	Active Area	mm	95.04(H)×53.856(V)	
5	Pixel Pitch	mm	0.066(R.G.B)×0.198(V)	
6	Color Configuration		R. G. B. Stripe	Note 2
7	Color Depth		16.7M Colors	
8	NTSC Ratio	%	50	
9	Display Mode		Normally White	
10	Touch panel surface treatment		Hard coating (AG Haze 8%) 3H	
11	Weight	g	TBD	
12	Power Consumption	mW	TBD	Note 3
13	Viewing direction		6 o'clock (gray inversion)	

Note 1: Not include blacklight cable and FPC. Refer next page to get further information.

Note 2: Below figure shows dot stripe arrangement.



Note 3: Please refer to Electrical Characteristics chapter.



Version:

Page: 4/33


0.1

B. Outline Dimension

NOTES

1. Gerneral tolerance ±0.2 .

2. The bending radius of FPC should be larger than 0.6 .



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 5/33

C. Electrical Specifications

1. TFT LCD Panel Pin Assignment

Recommended connector:

Pin no	Symbol	I/O	Description	Remark
1	GND	G	GND	
2	VDD	PI	Power supply for analog circuit	
3	VDDIO	PI	Power supply for digital interface	
4	GND	G	GND	
5	NC	-	No connect	
6	NC	-	No connect	
7	NC	-	No connect	
8	NC	-	No connect	
9	VSYNC	I	Vertical synchronizing signal	
10	HSYNC	I	Horizontal synchronizing signal	
11	DE	I	Data enable	
12	GND	G	GND	
13	DCLK	I	Pixel clock	
14	GND	G	GND	
15	R3	I	Red Data Signal (LSB)	
16	R4	I	Red Data Signal	
17	GND	G	GND	
18	R5	I	Red Data Signal	
19	R6	I	Red Data Signal	
20	GND	G	GND	
21	R7		Red Data Signal (MSB)	
22	G2		Green Data Signal (LSB)	
23	GND	G	GND	
24	G3	I	Green Data Signal	
25	G4	I	Green Data Signal	
26	GND	G	GND	
27	G5	I	Green Data Signal	
28	G6	I	Green Data Signal	
29	GND	G	GND	
30	G7	I	Green Data Signal(MSB)	
31	В3	I	Blue Data Signal (LSB)	
32	GND	G	GND	
33	B4	I	Blue Data Signal	
34	B5	I	Blue Data Signal	



Page: 6/33

Pin no	Symbol	I/O	Description	Remark
35	GND	G	GND	
36	B6	- 1	Blue Data Signal	
37	В7	- 1	Blue Data Signal	
38	GND	G	GND	
39	DISP	I	Display on/off signal	
40	NC	-	No connect	
41	GND	G	GND	
42	GND	G	GND	
43	SCL	I	Clock input in serial mode	7
44	GND	G	GND	
45	SDA	I	Data input pin in serial mode	
46	CS	I	Chip select pin of serial interface	
47	LED-	PI	LED backlight cathode	
48	NC	-	No connect	
49	LED+	PI	LED backlight anode	
50	GND	G	GND	

I: Input pin; O: Output pin; PI: Power pin; G: Ground pin;

2. Absolute Maximum Ratings

Items	Symbol	Val	lues	Unit	Condition	
items	Syllibol	Min.	Max.	Offic		
Power Supply Voltage	VDD	-0.3	6	٧		
Interface Supply Voltage	VDDIO	-0.3	6	V		
LED Reverse Voltage	V_{r}		5	V	One LED	
LED Forward Voltage	V _f	3		٧	One LED	
LED Forward Current	l _f		25	mA	One LED	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop



Page: 7/33

3. Electrical DC Characteristics

a. Typical Operation Condition (AGND = GND = 0V)


Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power Voltage		VDDIO	1.65		VDD	٧	Digital Power Supply
		VDD	3.0	3.3	3.6	٧	Analog Power Supply
Input H Level		VIH	0.7xVDDIO		VDDIO	٧	A
Signal Voltage L Level		VIL	GND		0.3xVDDIO	V	

b. Current Consumption (AGND=GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current for VDD	I_{VDD}	VDD=3.3V	-	18	25	mA	Note 1, 2
	I _{VDD} (STANDBY)	VDD=3.3V	-	12	15	uA	Note 3
Input Current for VDDIO	I _{VDDIO}	VDDIO=3.3V	-	20	40	uA	Note 1, 2
	I _{VDDIO} (STANDBY)	VDDIO=3.3V	7	35	40	uA	Note 3

Note 1:Test Condition is under typical Eletrical DC and AC characteristics.

Note 2: Test pattern is the following picture.



Note 3:In standby mode, all digital signals are stopped. Ex. DCLK, HSYNC ..etc.

c. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Iι		22	24	mA	single serial
Power Consumption	PBL		634	756	mW	
LED Life Time	Lլ	10,000			Hr	Note 2

Note 1: LED backlight is 9 LEDs serial type. Suggestion is driven by current 22mA for each LED string.



Page: 8/33


Note 2: Define "LED Lifetime": brightness is decreased to 50% of the initial value. LED Lifetime is restricted under normal condition, ambient temperature = 25°C and LED lightbar current = 22 mA.

Note 3: If it uses larger LED lightbar voltage/ current more than 22mA, it maybe decreases the LED lifetime

4. Electrical AC Characteristics

a. Signal AC Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK duty cycle	D _{cw}	40	50	60	%	t _{cw} / t _{DCLK} x100%
CLK pulse duty	t _{cw}	40			ns	
Data Setup Time	t _{dst}	6			ns	
Data Hold Time	t _{dhd}	6			ns	7
DE Setup Time	t _{dest}	6		4	ns	
DE Hold Time	t _{dehd}	6		4	ns	
Vsync Width	t _{vsw}	1t _{DCLK}	1t _{DCLK}	6t _H		
Vsync Setup Time	t _{vst}	6			ns	
Vsync Hold Time	t _{vhd}	6		J	ns	
Hsync Width	t _{hsw}	1		254	t _{DCLK}	
Hsync Setup Time	t _{hst}	6	-		ns	
Hsync Hold Time	t _{hhd}	6			ns	



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.





Page: 9/33

b. Serial port interface AC characteristics

(VDDSI=1.65 ~ VDD)

3-wire serial communication AC timing										
Parameter	Symbol	Min	Тур	Max	Unit					
CSB input setup time	tso	50	-	-	ns					
CSB input hold time	tно	50	-	-	ns					
CSB pulse high width	tw2	400	-	-	us					
SDA input setup time	t s1	50	-	-	ns					
SDA input hold time	t H1	50	-	-	ns					
SCL pulse low width	tw1L	50	-	-	ns					
SCL pulse high width	tw1H	50	-	-	ns					








Page: 10/33


c. Input Timing

Pa	rameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK	Frequency	1/t _{DCLK}	5	9.5	12	MHz	
Frame Rate	Frequency		55	60	70	Hz	
1 Frame	Cycle	tv	282	288	400	t _H	
Scanning Time	Display Period	tvd		272		t _H	
Scarring rine	Blanking	tvbl	10	16	128	t _H	
1 Line Coopping	Cycle	t _H	525	550	800	t _{DCLK}	
1 Line Scanning Time	Display Period	thd		480		t _{DCLK}	
Tille	Blanking	thbl	45	70	320	t _{DCLK}	

Vertical Timing of Input(DE mode)



Horizontal Timing of Input (DE mode)




Note: The DE mode is being recommended as the first option.




Page: 11/33

Pa	arameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK	Frequency	1/t _{DCLK}	5	9	12	MHz	
Frame Rate	Frequency		55	60	70	Hz	
	Period	t _v	277	288	400	t _H	
	Display period	t _{vd}	t _{vd} 27			t _H	
VSYNC	Back porch	t_{vbp}	1	8	31	t _H	1
	Front porch	t _{vfp}	4	8	97	t _H	AM
	Pulse width	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	Period	t _H	495	525	800	t _{DCLK}	* **
	Display period	t _{hd}		480		t _{DCLK}	
HSYNC	Back porch	t _{hbp}	10	40	255	t _{DCLK}	
	Front porch	t _{hfp}	5	5	65	t _{DCLK}	
	Pulse width	t _{hsw}	1	1/	t _{hbp} -1	t _{DCLK}	

Vertical Timing of Input(Sync mode)



Horizontal Timing of Input (Sync mode)






Page: 12/33

5. Serial Interface Characteristics

5.1 3-Wire Command Format




- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- Command loading operation starts from the falling edge of CSB and is completed at the next rising edge of CSB.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CSB is low, the transferred data is ignored.(Note1)
- 5. If 16 bits or more of SCL are input while CSB is low, the previous 16 bits of transferred data after the falling edge of CSB pulse are valid data.(Note2)
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

Note1 (data < 16bits):



Note2 (data > 16bits):



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 13/33


3-Wire Command Format:

MSB															LSB
A6	A 5	A 4	А3	A2	A 1	A 0	R/W	D 7	D6	D5	D4	D3	D2	D1	D0
	Register Address [6:0]						Read or Write	DATA (Issue by external controller)							

3-Wire Writer Format:



3-Wire Read Format:




5.2 3-Wire Control Register List

	U.2		1110	Jona	31 11C	jiotoi		•	<u>P</u>	A Y						
NO.				Ad	dress				MSB			Initial	value			LSB
NO.	A6	A5	A4	А3	A2	A1	A0	R/W	D7	D6	D5	D4	D3	D2	D1	D0
R2	0	0	0	0	0	1	0	R/W(0)	CONTRAST CONTRAST_A					RAST_A		
							1	A	0	0	0	1	0	1	0	0
R3	0	0	0	0	0	1	1	R/W(0)					TNESS Dh)			
DE					. (,		DAM(0)		GRB						STB
R5	0	0	0	0	1	0	1	R/W(0)	0	1	0	1	1	1	1	0
R6	0	0	0	0	1	1	0	R/W(0)	HBLK_ EN					VBLK		
					Y	Jan 1			0	0	0			(80)		
R7	0	0	0	0	1	1	1	R/W(0)	HBLK (28h)							
R8	0	0	0	1	0	0	0	R/W(0)	(00	Oh)		(000h)		P	S_Timing_SE (000h)	ĒL
D.10	A. /						_	D444(0)					DEpol	Vdpol	Hdpol	DCLK
R12	0	0	0	1	1	0	0	R/W(0)	0	0	0	0	0	1	1	0
R13	0	0	0	1	1	0	1	R/W(0)					AST_GRB Oh)			
R14	0	0	0	1	1	1	0	R/W(0)					ITRAST_R			
R15	0	0	0	1	1	1	1	R/W(0)				SUB_BRIG	HTNESS_R			
												•	Oh)			
R16	0	0	1	0	0	0	0	R/W(0)				_	ITRAST_B 0)			
R17	0	0	1	0	0	0	1	R/W(0)				SUB_BRIG				
												(4	0)			



Page: 14/33

5.3 Suggested Serial Command Settings



5.4 3-wire Registers Function Description

R02 Register

Bit	Name	Initial	R/W	Description
Bit[7:5]	-	-	-	Reserve
Bit [4]	CONTRAST_SW	01h	R/W	4-bit or 8-bit contrast selection. CONTRAST_SW = "0", 4bit contrast, Contrast_A(R02) CONTRAST_SW = "1", 8bit contrast, Contrast_RGB(R13). (Default)
Bit[3:0]	CONTRAST_A[3:0]	04h	R/W	RGB contrast level setting.

CONTRAST_A: RGB contrast level setting, the gain changes 0.25 / bit.

CONTRAST_A[3:0]	Contrast level
00h	0
:	:
04h(Default)	1
:	:
0Fh	3.75



Page: 15/33

R03 Register

Bit	Name	Initial	R/W	Description
Bit[7	0] BRIGHTNESS[7:0]	40h	R/W	Display Brightness level adjustment register. (1 step/bit) Adjust range from 00h(level = -64) to FFh(level = +191) Default value 40h(level = +0)

BRIGHTNESS: RGB brightness level setting, setting accuracy: 1 step / bit

BRIGHTNESS[7:0]	Brightness level
00h	Dark(-64)
:	
40h(Default)	Center(0)
:	
FFh	Bright(+191)

R05 Register

	-			
Bit	Name	Initial	R/W	Description
Bit [6]	GRB	01h	R/W	Register reset setting. GRB = "0", Reset all registers to default value. GRB = "1", Normal operation.(Default)
Bit [0]	STB	00h	R/W	Standby (Power saving) mode setting. STB = "0", Standby; timing control, DAC, and DC/DC converter are off, and register data should be kept.(Default) STB = "1", Normal operation, with power on/off sequence.

R06 Register

Bit	Name	Initial	R/W	Description
Bit[7]	HBLK_EN	00h	R/W	Horizontal blanking setting enable. HBLK_EN = "0", Horizontal blanking setting disable.(Default) HBLK_EN = "1", Horizontal blanking setting enable.
Bit[4:0]	VBLK[4:0]	08h	R/W	Vertical blanking setting.

VBLK: Vertical blanking setting

VBLK[4:0]	Vertical blanking	Unit
01h	1	
<u> </u>	:	
08h(Default)	8	Н
:	:	
1Fh	31	

Note: SYNC mode only.

R07 Register

Bit	Name	Initial R/V	Description
Bit[7:0]	HBLK	28h R/V	Horizontal blanking setting.




Page: 16/33

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK[7:0] (HEX)	HBLK[7:0] (Decimal)	Unit	Remark
	05h	5		
1	28h(Default)	40(Default)		Parallel 480RGBx272 Parallel 400RGBx240
	FFh	255	DCLK()	Parallel 320RGBx240
0	28h	40(Fixed)		
	32h	50		
1	64h	100(Default)		Serial 480RGBx272 Serial 400RGBx240
	FFh	255	DOLK()	Serial 320RGBx240
0	64h	100(Fixed)		

^{*}The frequency of DCLK is different under different input timing.



R08 Register

				DE or SYNC mode inpu	ut timing selection.
				PS_Timing_SEL[2:0]	Input data format
Bit[2:0]	PS_Timing_SEL[2:0]	00h	R/W	0xx	Setting by input pin SYNC. (Default)
		A	K A	100	DE input timing
				101	SYNC input timing


Note: The SYNC pin default setting is in DE mode.


R12 Register

Bit	Name	Initial	R/W	Description
Bit[7:4]	-	-	-	Reserve
				DE polarity selection.
Bit[3]	DEpol	00h	R/W	DEpol ="0", Positive polarity. (Default)
				DEpol ="1", Negative polarity
				VSYNC polarity selection.
Bit[2]	Vdpol	01h	R/W	Vdpol ="0", Positive polarity.
700				Vdpol ="1", Negative polarity. (Default)
				HSYNC polarity selection.
Bit[1]	Hdpol	01h	R/W	Hdpol ="0", Positive polarity.
				Hdpol ="1", Negative polarity. (Default)
				DCLK polarity selection.
Bit[0]	DCLKpol	00h	R/W	DCLKpol ="0", Positive polarity. (Default)
				DCLKpol ="1", Negative polarity




Page: 17/33





DEpol=1,Hdpol=0,Vdpol=0,DCLKpol=1



R13 Register

Bit	Name	Initial	R/W	Description	
Bit[7:0]	CONTRAST_RGB[7:0]	40h	R/W	RGB contrast level setting.	

CONTRAST_RGB: RGB contrast level setting, the gain changes (1/64) / bit

CONTRAST_RGB[7:0]	Contrast level
00h	0
:	
40h(Default)	1
:	
FFh	3.984

R14 Register

Bit	Name	Initial	R/W	Description
Bit[7]		-	-	Reserve.
Bit[6:0]	SUB-CONTRAST_R[6:0]	40h	R/W	R sub-contrast level setting.

R16 Register

Bit	Name	Initial	R/W	Description
Bit[7]	•	ı	1	Reserve.
Bit[6:0]	SUB-CONTRAST_B[6:0]	40h	R/W	B sub-contrast level setting.

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

SUB-CONTRAST_R/B[6:0]	Sub-Contrast level
00h	0.75



Page: 18/33

:	:
40h(Default)	1
:	:
7Fh	1.246

R15 Register

Bit	Name	Initial	R/W	Description		
Bit[7]	-	-	-	Reserve.		
Bit[6:0]	SUB-BRIGHTNESS_R[6:0]	40h	R/W	R sub-brightness level setting.		


R17 Register

Bit	Name	Initial	R/W	Description
Bit[7]	-	ı	-	Reserve.
Bit[6:0]	SUB-BRIGHTNESS_B[6:0]	40h	R/W	B sub-brightness level setting.

SUB-BRIGHTNESS: R/B sub-brightness level setting, setting accuracy 1 step / bit

SUB-BRUGHTNESS_R/B[6:0]	Sub-Brightness level
00h	Dark(-64)
:	
40h(Default)	Center(0)
:	
7Fh	Bright(+63)

Contrast / Brightness circuit



Contrast Circuit

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 19/33

- 8-bit serial setting to control the contrast (gain) for RGB signals
- 7-bit sub-contrast adjustment for R/B

 $DOUT_G[7:0] = DIN[7:0] \times Contrast[0 to 1.0 to 3.984]$

DOUT_R[7:0] = DIN[7:0] x Contrast[0 to 1.0 to 3.984] x sub-contrast R [0.75 to 1.0 to 1.246]

DOUT_B[7:0] = DIN[7:0] x Contrast[0 to 1.0 to 3.984] x sub-contrast B [0.75 to 1.0 to 1.246]

Note: output values above "255" clipped.

CONTRAST	00h	to	40h(Default)	to	FFh
Gain value range	0	to	1	to	3.984

SUB-CONTRAST R/B	00h	to	40h(Default)	to	7Fh
Gain value range	0.75	to	1	to	1.246

Brightness Circuit

8-bit serial setting to control the RGB brightness level

7-bit serial setting to control the R/B sub-brightness level

 $DOUT_G[7:0] = DIN_G[7:0] + Bright[-64 to 0 to +191]$

DOUT_R[7:0] = DIN_R[7:0] + Bright[-64 to 0 to +191] + Sub-bright R[-64 to 0 to +63]

 $DOUT_B[7:0] = DIN_B[7:0] + Bright[-64 to 0 to +191] + Sub-bright B[-64 to 0 to +63]$

Note: Output values below "0" and above "255" clipped.

BRIGHTNESS	00h	to	40h(Default)	to	FFh
Variable range	-64	to	0	to	+191


SUB-BRIGHTNESS R/B	00h	to	40h(Default)	to	7Fh
Variable range	-64	to	0	to	+63



Page: 20/33

6. Power On/Off Characteristics


a. Recommended Power On Sequence



Note1: The LCD driver is in default standby mode after VDD/VDDIO power-on, and setting either PIN DISP or SPI DISP to '1' to disable the standby mode is required for normal operation.

Note2: After PIN DISP or SPI DISP set to 1, it takes 10 VSYNC periods for power on operation.


b. Recommended Power Off Sequence



Note1: When the PIN DISP and SPI DISP are set to '0' to enable standby mode, a build-in power off sequence is started.

Note2: For properly power off operation, the extra 10 VSYNC periods after DISP(SPI and PIN) set to low were required.

Note3: Only when PIN DISP='0', SPI DISP='0', the system would enter standby mode. Other conditions would keep normal operation.



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 21/33


D. Optical Specification

All optical specification is measured under typical condition (Note 1, 2)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response ⁻	Гіте							
Rise		Tr	θ=0°		15		ms	Note 3
Fall		Tf	3-3		20		ms	
Contrast r	atio	CR	At optimized viewing angle	300	400			Note 4
	Тор			35	50			
Viewing Angle	Bottom		CR≧10	40	55		deg.	Note 5
Viewing Angle	Left		OIT = 10	50	65		deg.	Note 5
	Right			50	65			
Brightnes	SS	Y _L	θ=0°	320	400	(cd/m ²	Note 6
	White	X	θ=0°	0.28	0.32	0.36		
	vviiite	Y	θ=0°	0.30	0.34	0.38		
	Dad	X	θ=0°	0.56	0.60	0.640		
Chromaticity	Red	Υ	θ=0°	0.31	0.350	0.390		
Chromaticity	Green	X	θ=0°	0.31	0.350	0.390		
	Green	Υ	θ=0°	0.53	0.570	0.610		
	Blue	X	θ=0°	0.11	0.150	0.190		
	Diue	Υ	θ=0°	0.08	0.120	0.160		
Uniformi	ty	ΔY_{L}	%	70	80		%	Note 7

Note 1: Measurement should be performed in the dark room, optical ambient temperature =25°C, and backlight current IL=22 mA.

Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-5A, after 15 minutes operation.






Page: 22/33

Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Contrast ratio (CR) = $\frac{\text{Photo detector output when LCD is at "White" status}}{\text{Photo detector output when LCD is at "Black" status}}$

Note 5. Definition of viewing angle, θ , Refer to figure as below.



Note 6. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 7: Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$




Page: 23/33

E. Touch Screen Panel Specifications

1. Electrical Characteristics

Item		Min.	Max.	Unit	Remark
Rate DC Voltage			7	V	
Pagistanas	X (Film)	100	900	Ω	Resistance
Resistance	Y (Glass)	100	900	12	nesistance
Linearity		-1.5%	1.5%		Note 1, test by 250 gf
Chattering				ms	At connector pin
Insulation Resistance		20		ΜΩ	DC 25V

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on within T/P active area inside 2mm.



2. Mechanical Characteristics


Item	Min.	Max.	Unit	Remark
Hardness of Surface	3	-	Ι	JIS K-5600
activation force (Pen or Finger)		80	gf	Note 1, 2

Note 1: Within " active area inside 2mm", but not near the active area boundary and on the dot-spacer.

Note 2: Operation force measurement is under test condition as figure below.




Page: 24/33




3. Life Test Condition

Item	Min.	Max.	Unit	Remark
Notes Life	10 ⁵		lines	Note 1
Input Life	10 ⁶		times	Note 2

Note 1: Life test condition (by pen): From active area edge toward the center at 3 mm distance, slide on active area and use R 0.8mm polyacetal pen, input force : 250gf, frequency : 60mm/sec. Sliding from A to B complete 1 time. shown as figure.



Note 2: Input Life test condition (by finger): test position on active area center and use R8.0mm silicon rubber (hardness 60°), test force: 250gf, frequency: 2times/sec. shown as figure.






Page: 25/33

4. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1) Do not design casing opening area pressing the active area to prevent from miss input. Suggest casing opening area shown as mechanical drawing. Suggest the gap between caseing and touch panel surface at least 0.5mm to avoid miss input.
- 2) Cushion area must not contact with active area. Suggest cushion area shown as mechanical drawing.
- 3) Use elastic or non-conductive material to enclosure touch panel.
- 4) Do not bond film of touch panel with casing.
- 5) The touch panel edge is conductive. Do not touch it with any conductive part after mounting.



- 6) If user wants to cleaning touch panel by air gun, pressure 2kg/cm² below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7) Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face with vacuum.
- 8) Do not lift LCD module by FPC.
- 9) Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning. Do not use any organic solvent, acid or alkali liquor.
- 10) Do not pile touch panel. Do not put heavy goods on touch panel.



Page: 26/33

F. Reliability Test Items

No.	Test items	Conditions	Remark	
1	High Temperature Storage	Ta= 80°C	240Hrs	
2	Low Temperature Storage	Ta= -30°C	240Hrs	
3	High Temperature Operation	Ta= 70°C	240Hrs	Note 1,2,4
4	Low Temperature Operation	Ta= -20°C	240Hrs	1
5	High Temperature & High Humidity	Ta= 60°C. 90% RH	240Hrs	
6	Heat Shock	-25°C ~70°C, 50 cycle, 2	₽Hrs/cycle	Non-operation Note 1,2,4
7	Electrostatic Discharge	Contact = ± 4 kV, class	4	Note 3
8	Image Sticking	25℃, 4hrs	Note 5	
9	Vibration	Frequency range : 8~33.3Hz Stoke : 1.3mm Sweep : 2.9G ,33.3~400Hz 2 hours for each direction of X,Y,Z 4 hours for Y direction		Non-operation JIS C7021, A-10 condition A : 15 minutes
10	Mechanical Shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction		Non-operation JIS C7021,A-7 condition C
11	Vibration (With Carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz		IEC 68-34
12	Drop (With Carton)	Height: 76~66cm 1 corner, 3 edges, 6 surfaces		
13	Pressure	5kg, 5sec		Note 6

Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature

Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 3: All test techniques follow IEC6100-4-2 standard.

Note 4: There isn't display function NG issue occurred (ex.electrical ···) after high and low temperature reliability testing. For material properties, the polarizers related defect caused not do judge.



Page: 27/33

Test Condition		Note
Pattern		
	$\underline{Contact\ Discharge}: 330\Omega,\ 150pF,\ 1sec,\ 5point,\ 10times/point$	
	$\underline{\text{Air Discharge}}: 330\Omega, 150 pF, 1 sec, 5 point, 10 times/point$	
Procedure And Set-up	ZWZ ZWZ ZWZ	
	Note:	
	 The metal casing is connected to ground (0V) at four corners. All register commands are repeating transferred. 	
	3. Judging the result after discharging.	
Criteria	B – Some performance degradation allowed. No data lost.Self-recoverable hardware failure.	
Others	1. Gun to Panel Distance	
	2. No SPI command, keep default register settings.	


Note 5: Operate with chess board pattern as figure and lasting time and temperature as the conditions.

Then judge with 50% gray level, the mura is less than JND 2.8





Note 6: The panel is tested as figure. The jig is ϕ 10 mm made by Cu with rubber and the loading speed is 3mm/min on position A~E. After the condition, no glass crack will be found and panel function check is OK.(no guarantee LC mura \cdot LC bubble)






Page: 28/33

G. Packing and Marking

1. Packing Form






Page: 29/33

H. Application Note

1. Application Circuit





Page: 30/33

I. Precautions

- 1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.
- 2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Be sure to turn off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with TFT display module.
- 15. Static electricity will damage the module, please do not touch the module without any grounded device.
- 16. Do not disassemble and reassemble the module by self.
- 17. Be careful do not touch the rear side directly.
- 18. No strong vibration or shock. It will cause module broken.
- 19. Storage the modules in suitable environment with regular packing.
- 20. Be careful of injury from a broken display module.
- 21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.