

()	Preliminary	Specific	ations
---	---	-------------	----------	--------

(\checkmark) Final Specifications

Module	15.6" (15.55) FHD 16:9 Color TFT-LCD with R,G phosphor LED Backlight design
Model Name	B156HW01 V7 (H/W:0A)
Note (🗭)	R,G phosphor LED Backlight with driving circuit design

Customer	Date	Approved by	Date
		<u>Flossie Chuang</u>	09/01/2010
Checked & Approved by	Date	Prepared by	
		<u>Aries SH Hsu</u>	09/01/2010
Note: This Specification is s without notice.	ubject to change	NBBU Marketi AU Optronics	_



Contents

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	
5. Electrical characteristics	13
5.1 TFT LCD Module	
5.2 Backlight Unit	
5.2.1 LED characteristics	15
6. Signal Characteristic	16
6.1 Pixel Format Image	16
6.2 The input data format	17
6.3 Integration Interface and Pin Assignment	
6.3.1 Connector Description	
6.4 Interface Timing	21
7. Vibration and Shock Test	23
7.1 Vibration Test	23
7.2 Shock Test Spec:	23
7.3. Reliability	23
8. Mechanical Characteristics	24
8.1 LCM Outline Dimension	24
8.2 Screw Hole Depth and Center Position	26
9. Shipping and Package	27
9.1 Shipping Label Format	
9.2 Carton package	
9.3 Shipping package of palletizing sequence	28
10. Appendix: EDID description	29



Record of Revision

Version and Date Page		Page	Old description	New Description	Remark
0.1	2010/05/05	All	Preliminary Edition for Customer		
1.0	2010/09/01	All	Final spec.		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electros tic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B156HW01 V7 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD (1920(H) x 1080(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156HW01 V7 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	15.6" (15.55)					
Active Area	[mm]	344.16 x 193.59					
Pixels H x V		1920x3(RGB)	x 1080				
Pixel Pitch	[mm]	0.17925 x 0.1	7925				
Pixel Format		R.G.B. Vertic	al Stripe				
Display Mode		Normally Wh	nite				
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m²]	, , , ,	oints averag ooints averag	,			
Luminance Uniformity		1.25 max. (5	points)				
Contrast Ratio		500:1 typ, 40	00:1 min				
Response Time	[ms]	8 typ / 16 M	ах				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	11.5 max. (Include Logic and Blu power)					
Weight	[Grams]	470 max.					
Physical Size	[mm]		Min.	Тур.	Max.		
Without inverter, bracket.		Length	358.8	359.3	359.8		
		Width	209.0	209.5	210.0		
		Thickness	-	-	5.7		
Electrical Interface		2 channel L	√DS				
Glass Thickness	[mm]	0.5					
Surface Treatment		Glare type Hard coating, Hardness >3H,Haze=0 Reflection type=normal, Reflection ≤ 5%					
Support Color		262K colors (RGB 6-bit)					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Comp	liance				




2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25° C (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Мах.	Unit	Note
White Luminance ILED=20mA			5 points average	240	270	-	cd/m²	1, 4, 5.
		Θ_R	Horizontal (Right)	60	70	-	degre	
Viewing Ar	nalo	θL	CR = 10 (Left)	60	70	=	е	
Viewing Ai	igie	Ψн	Vertical (Upper)	50	60	-		4, 9
		Ψι	CR = 10 (Lower)	50	60	=		
Luminance Un	iformity	δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ _{13P}	13 Points	-	-	1.50		2, 3, 4
Contrast R	Contrast Ratio			400	500	-		4, 6
Cross tal	Cross talk					4		4, 7
Response T	ime	T _{RT}	Rising + Falling	-	8	14	msec	4, 8
	Red	Rx		0.646	0.676	0.706		
	Red	Ry		0.283	0.313	0.343		
	Green	Gx		0.187	0.217	0.247		
Color / Chromaticity	Green	Gy		0.631	0.661	0.691		
Coodinates		Bx	CIE 1931	0.112	0.142	0.172		4
	Blue	Ву		0.037	0.067	0.097	-	
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%			95			

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
6		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)=
$$\frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


 $Y_B =$ Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin.





4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


112 / 12001010 Kumigo or 2111 110111110111								
Item	Symbol	Min	Max	Unit	Conditions			
Operating	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	8	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	2.0	[Watt]	Note 1/2
IDD	IDD Current	=	-	606	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern, XP Desktop Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern, XP Desktop Pattern

Note 3: Measure





5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{ТН}	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
V _{ID}	Differential Input Voltage	100	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform







5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power	PLED	-	8.5	9.5	[Watt]	(Ta=25°C), Note 1
Consumption						Vin =12V
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25 $^{\circ}$ C), Note 2
						I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level		-	-	0.8	[Volt]	
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Define as Connector
PWM Logic Input Low Level		-	-	0.8	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	10k	20k	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Calculator Value for refence IFx VFx 36 efficency (85%) = P(typ);P(max) estimated with Lf and VF tolerance.

Note2: The LED life-time define as the estimated time to 50% degradation of iinitial luminous.

Note3: Output PWM frequency< 5k Hz



6. Signal Characteristic


6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1			1920
1st Line	R G B R G B		R G B	R G B
			1	1
			1	
		:		
		·	1	
	1 1	1	'	'
1080th Line	R G B R G B		R G B	R G B



6.2 The input data format



Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of these 6 bits pixel data.
R3	Red Data 3	
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of these 6 bits pixel
G3	Green Data 3	data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Croop pivol Data	
D.C.	Green-pixel Data	Division in the LD and as
B5 B4	Blue Data 5 (MSB) Blue Data 4	Blue-pixel Data
B3	Blue Data 3	Each blue pixel's brightness data consists of these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
BO	Blue Data 0 (LSB)	
	bloc Bala o (ESB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel
		data shall be valid at the falling edge when the DE signal is high
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data shall be valid to
		be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface and Pin Assignment

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	IPEX 20455-040E-12R
Mating Housing/Part Number	IPEX 20353-040T-11

6.3.2 Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description
1	NC	No connection (Reserve)
2	AVDD	PowerSupply,3.3V(typical)
3	AVDD	PowerSupply,3.3V(typical)
4	DVDD	DDC 3.3Vpower
5	NC	No Connection (Reserve)
6	SCL	DDCClock
7	SDA	DDCData
8	Odd_Rin0-	-LVDSdifferential data input(R0-R5,G0)
9	Odd_Rin0+	+LVDSdifferential data input(R0-R5,G0)
10	GND	Ground
11	Odd_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
12	Odd_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
13	GND	Ground
14	Odd_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
15	Odd_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	Odd_ClkIN-	-LVDSdifferential clock input
18	Odd_ClkIN+	+LVDSdifferential clock input
19	GND	Ground-Shield
20	Even_Rin0-	-LVDSdifferential data input(R0-R5,G0)
21	Even_Rin0+	+LVDSdifferential data input(R0-R5,G0)
22	GND	Ground
23	Even_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
24	Even_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)




25	GND	Ground
26	Even_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
27	Even_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
28	GND	Ground
29	Even_ClkIN-	-LVDSdifferential clock input
30	Even_ClkIN+	+LVDSdifferential clock input
31	GND	Ground-Shield
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	NC	Diag pin for Dell testing. Pin 1 & 34 must be connected together on the PCB board
35	PWM	System PWM Logic Input level
36	LED_EN	LED enable input level
37	NC	No Connection (Reserve)
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply



AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off.

internal circuit of LVDS inputs are as following.

The module uses a 100ohm resistor between positive and negative data lines of each receiver input



AU OPTRONICS CORPORATION

6.4 Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	40	60	-	Hz
Clock fre	equency	1/ T _{Clock}	-	71.19	85	MHz
	Period	T _V	1088	1130	-	
Vertical	Active	T _{VD}		T _{Line}		
Section	Blanking	T ∨B	8	50	-	
	Period	T _H	990	1050	-	
Horizontal	Active	T HD	960			T Clock
Section	Blanking	T HB	30	90	-	

Note: DE mode only

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

LED on/off sequence is as follows. Interface signals are also shown in the chart.

1)Power on/off sequence



	Min (ms)	Max (ms)
T1	0.5	10
T2	0	50
Т3	200	-
T4	200	-
T5	0	50
T6	0	10
T7	500	-
Т8	10	-
Т9	10	-
T10	10	180
T11	10	180
T12	0.5	-
T13	0.5	10

Note 1: If T4<200ms, The display garbage may occur. We suggest T4>200ms to avoid the display garbage.

Note 2: If T1 or T12<0.5ms, the inrush current may cause the damage of fuse. If T1 or T12<0.5ms, the inrush current I2t is under typical melt of fuse Spec., there is no mentioned problem.



7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3. Reliability

· Kondonny		
Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 300h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



8. Mechanical Characteristics


8.1 LCM Outline Dimension





over these areas.

Product Specification AU OPTRONICS CORPORATION




Note: Prevention IC damage, IC positions not allowed any overlap



8.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.7 ±0.3mm (See drawing) Screw hole center location, from front surface = 3.1 ±0.3mm (See drawing) Screw Torque: min 2.3kgf-cm max 2.5kgf-cm





9. Shipping and Package

9.1 Shipping Label Format



Manufactured YY/MM Model No: B156HW01 V.7 **AU Optronics** MADE IN CHINA (503) H/W: 1A F/W:1


C N US (








9.2 Carton package



9.3 Shipping package of palletizing sequence





10. Appendix: EDID description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	17	00010111	23	
0C	32-bit ser #	00	0000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	14	00010100	20	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	21	00100001	33	
1 A	Blue/white low bits (Lower 2:2:2:2 bits)	35	00110101	53	
1B	Red x (Upper 8 bits)	AD	10101101	173	
1C	Red y/ highER 8 bits	50	01010000	80	
1D	Green x	37	00110111	55	
1E	Green y	AA	10101010	170	
1F	Blue x	24	00100100	36	
20	Blue y	11	00010001	17	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	0000001	1	



27 01 00000001 1 29 Standard timing #2 01 00000001 1 29 10 10 10 1 20 20 1 20 20				Ī	1	
29	27		01	0000001	1	
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 00000001 1 2E Standard timing #5 01 00000001 1 00000001 1 30 Standard timing #6 01 00000001 1 00000001 1 31 31 01 00000001 1 00000001 1 32 Standard timing #8 01 00000001 1 00000001 1 33 Standard timing #8 01 00000001 1 00000001 1 34 Standard timing #8 01 00000001 1 0 0 35 Incompany time time time time time time time time	28	Standard timing #2	01	0000001	1	
2B 01 00000001 1	29		01	0000001	1	
2C Standard timing #4 01 00000001 1 2D Standard timing #5 01 00000001 1 2F O1 00000001 1 30 Standard timing #6 01 00000001 1 31 O1 00000001 1 32 Standard timing #7 01 00000001 1 33 O1 00000001 1 34 Standard timing #8 01 00000001 1 35 Pixel Clock/10000 LSB 4C 01001100 76 37 Pixel Clock/10000 USB 36 0110110 54 38 Horz active Lower 8bits 80 10000000 128 39 Horz blanking Lower 8bits 82 10000010 130 3A Vertical Active Lower 8bits 38 0111000 16 3B Vertical Blanking Lower 8bits 32 0111000 12 3B Vertical Blanking Lower 8bits 32 0111000 64 <th>2A</th> <th>Standard timing #3</th> <th>01</th> <th>0000001</th> <th>1</th> <th></th>	2A	Standard timing #3	01	0000001	1	
2D Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 31 32 Standard timing #7 01 00000001 1 33 01 00000001 1 33 34 Standard timing #8 01 00000001 1 35 01 000000001 1 3 36 Pixel Clock/10000 LSB 4C 01001100 76 37 Pixel Clock/10000 USB 36 0011010 54 38 Horz active Lower 8bits 80 10000000 128 39 Horz blanking Lower 8bits 82 10000010 130 3A HorzShink Upper 4:4 bits 70 0111000 16 3C Vertical Blanking Lower 8bits 32 0011010 56 3C Vertical Blanking Lower 8bits 32 <th>2B</th> <th></th> <th>01</th> <th>0000001</th> <th>1</th> <th></th>	2B		01	0000001	1	
2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 31 32 Standard timing #7 01 00000001 1 33 01 00000001 1 33 34 Standard timing #8 01 00000001 1 35 01 00000001 1 1 35 91 00000001 1 1 35 91 00000001 1 1 36 Pixel Clock/10000 USB 36 0011010 76 37 Pixel Clock/10000 USB 36 0011010 76 38 Horz active Lower 8bits 80 10000000 128 39 Horz blanking Lower 8bits 82 1000001 130 3A Hortical Binking Lower 8bits 38 0011000 56 3C	2C	Standard timing #4	01	0000001	1	
2F	2D		01	0000001	1	
30 Standard timing #6	2E	Standard timing #5	01	0000001	1	
31	2F		01	0000001	1	
32 Standard timing #7	30	Standard timing #6	01	0000001	1	
33	31		01	0000001	1	
34	32	Standard timing #7	01	0000001	1	
35	33		01	0000001	1	
36 Pixel Clock/10000 LSB 4C 01001100 76 37 Pixel Clock/10000 USB 36 00110110 54 38 Horz active Lower 8bits 80 10000000 128 39 Horz blanking Lower 8bits 82 10000010 130 3A HorzActi-HorzBlink Upper 4:4 bits 70 0111000 112 3B Vertical Ranking Lower 8bits 38 00111000 56 3C Vertical Blanking (upper 4:4 bit) 40 01000000 64 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 01000000 64 3E HorzSync. Offset 3C 00111100 60 3F HorzSync. Offset 3C 00111100 60 4D VertSync. Offset: VertSync. Width AA 1010101 170 41 HorzeNert Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits	34	Standard timing #8	01	0000001	1	
37 Pixel Clock/10000 USB 36 00110110 54 38 Horz active Lower 8bits 80 10000000 128 39 Horz blanking Lower 8bits 82 10000010 130 3A HorzAct:HorzBlnk Upper 4:4 bits 70 01110000 112 3B Vertical Active Lower 8bits 38 00111000 56 3C Vertical Blanking Lower 8bits 32 00110010 50 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 01000000 64 3E HorzSync.Offset 3C 00111100 60 3F HorzSync.Width 30 00110000 48 40 VerSync.Offset : VertSync.Width AA 10101010 170 41 HorzeVert Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upp	35		01	0000001	1	
38	36	Pixel Clock/10000 LSB	4C	01001100	76	
39 Horz blanking Lower 8bits 82 10000010 130	37	Pixel Clock/10000 USB	36	00110110	54	
3A HorzAct:HorzBlnk Upper 4:4 bits 70 01110000 112 3B Vertical Active Lower 8bits 38 00111000 56 3C Vertical Blanking Lower 8bits 32 00110010 50 3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 01000000 64 3E HorzSync. Offset 3C 00111100 60 3F HorzSync. Width 30 00110000 48 40 VertSync. Offset : VertSync. Width AA 10101010 170 41 Horz‖ Sync Offset Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0	38	Horz active Lower 8bits	80	10000000	128	
3B Vertical Active Lower 8bits 38 00111000 56 3C Vertical Blanking Lower 8bits 32 00110010 50 3D Vert Act: Vertical Blanking (upper 4:4 bit) 40 01000000 64 3E HorzSync. Offset 3C 00111100 60 3F HorzSync. Width 30 00110000 48 40 VertSync. Offset: VertSync. Width AA 10101010 170 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24	39	Horz blanking Lower 8bits	82	10000010	130	
3C Vertical Blanking Lower 8bits 32 00110010 50	3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3D	3B	Vertical Active Lower 8bits	38	00111000	56	
3E	3C	Vertical Blanking Lower 8bits	32	00110010	50	
3F HorzSync.Width 30 00110000 48 40 VertSync.Offset : VertSync.Width AA 10101010 170 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15 4C 00 00000000 0	3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
40 VertSync.Offset: VertSync.Width AA 10101010 170 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15 4C 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	3E	HorzSync. Offset	3C	00111100	60	
Horz‖ Sync Offset/Width Upper 2bits 00	3F	HorzSync.Width	30	00110000	48	
42 Horizontal Image Size Lower 8bits 58 01011000 88 43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4B 0F 00001111 15 4C 00 00000000 0 4D 00 00000000 0 4F 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	40	VertSync.Offset : VertSync.Width	AA	10101010	170	
43 Vertical Image Size Lower 8bits C1 11000001 193 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 0001111 15 4C 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0 50 00 0	41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16	42	Horizontal Image Size Lower 8bits	58	01011000	88	
Horizontal Border (zero for internal LCD) 00 00000000 0	43	Vertical Image Size Lower 8bits	C1	11000001	193	
46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 0F 0001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	45	Horizontal Border (zero for internal LCD)	00	00000000	0	
48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 0001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	46	Vertical Border (zero for internal LCD)	00	00000000	0	
49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 0001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
4A 00 00000000 0 4B 0F 00001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	48	Detailed timing/monitor	00	00000000	0	
4B 0F 00001111 15 4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	49	descriptor #2	00	00000000	0	
4C 00 00000000 0 4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	4 A		00	00000000	0	
4D 00 00000000 0 4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	4B		0F	00001111	15	
4E 00 00000000 0 4F 00 00000000 0 50 00 00000000 0	4C		00	00000000	0	
4F 00 00000000 0 50 00 00000000 0	4D		00	00000000	0	
50 00 00000000 0	4E		00	00000000	0	
	4F		00	00000000	0	
51 00 0000000 0	50		00	00000000	0	
00 00000000 0	51		00	00000000	0	



			1	1	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E	·	00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	57	01010111	87	W
77	Manufacture P/N	30	00110000	48	0
78	Manufacture P/N	31	00110001	49	1
79	Manufacture P/N	20	00100000	32	
7A	Manufacture P/N	56	01010110	86	V
	dididotalo i /IT		5.5.5.10		
7B	Manufacture P/N	37	00110111	55	7



		1	1	i	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	F4	11110100	244	