

## ( ) Preliminary Specifications( ✓ ) Final Specifications

Module	11.6"HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B116XTT01.1 (H/W: 1A)
Note ( ♠ )	e-TP Display (LCM:B116XTN02.3 +TP: I116FGT10.0 H/W:2A)

Customer	Date	Approved by	Date
		Terry Chien	<u>2015/7/16</u>
Checked & Approved by	Date	Prepared by	Date
		Beniton Hung	<u>2015/7/16</u>
Note: This Specifica change without notice		NBBU Marke AU Optronic	ting Division s corporation



## **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	
2.2 Optical Characteristics	
3. Functional Block Diagram	12
4. Absolute Maximum Ratings	
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	
5.1 TFT LCD Module	
5.2 Touch Sensor	
5.2 Touch Sensor Power Consumption	20
5.3 Backlight Unit	
6. Signal Interface Characteristic	22
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	
6.3 Interface Timing	
7. Panel Reliability Test	
7.1 Vibration Test	
7.2 Shock Test	
7.3 Reliability Test	
8. Mechanical Characteristics	
8.1 LCM Outline Dimension	
9. Shipping and Package	
9.1 Shipping Label Format	
9.1 Carton Label Format	
9.2 Carton Package	
10. Appendix: EDID Description	
IV. AUDCHUIXTEDIB DESCHUHUH	



## **Record of Revision**

V	ersion and Date	Page	Old description	New Description	Remark
1.0	2015/01/26	AII	Final Edition for Customer		
1.1	2015/04/10	27	Outline with PCB: 172.67	Outline with PCB: 172.77	
1.2	2015/07/16	8	Typo: 5 points position	5 points' position	
				X V	
			•		



### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



#### 2. General Description

B116XTT01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B116XTT01.0 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	293.8mm				
Active Area	[mm]	256.125 x 14	14.0			
Pixels H x V		1366 x 3 (RC	GB) x 768			
Pixel Pitch	[mm]	0.1875 x 0.1	875			
Pixel Format		R.G.B Vertic	al stripe			
Display Mode		Normally Wh	nite			
White Luminance (ILED= 25mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	200 typ. (5 points average) (Total Solution) 170 min. (5 points average) (Total Solution)				
Luminance Uniformity		1.6 max (13points)				
Contrast Ratio		500 typ.				
Response Time	[ms]	8 typ/16 Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	3.3 max. (Include Logic, TP and BLU power)			wer)	
Weight	[Grams]	280 max.				
Physical Size			Min.	Тур.	Max.	
Include bracket		Length	277.5	278.0	278.5	
(Panel only)		Width	171.0	171.5	172.0	
Thickness	[mm]	Thickness  Thickness  3.0 (Base panel) 5.03 (Total solution) 3.95 (Total Solution_Panel) 4.06 (Total Solution_PCE		nel Side)		
Physical Size			Min.	Тур.	Max.	
Include bracket	[mm]	Length	277.5	278.0	278.5	
(Total Solution)		Width	172.04	172.54	173.04	
Electrical Interface		Display port	-1		1	
Glass Thickness	[mm]	0.4				
Surface Treatment		Glare, hardn				
Support Color		262K colors	(RGB 6-bit)			
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Comp	liance			



### 2.1.1 General Touch Specification

Items	Unit	Specifications
Type of Touch Sensor		Projective Capacitive (OGS)
Panel Size		11.6"
Outline Dimension	mm	265.2mm x 155.3mm
Total Thickness	mm	0.7 typ
Total Weight	g	85 max.
TP View Area	mm	257.32mm x 145.18mm
TP Active Area	mm	258.32mm x 146.18mm
Interface		I2C
Report Rate	Hz	100Hz@4contacts
Multi-Touch Point		10 points
Input method		Finger
Touch panel sensor IC		EKTH3912
Channel		52 x 30
Distance between 2 point	mm	10mm with 9mm-diameter contacts.
Surface hardness	Н	7
TP F/W version		10.11




### 2.2 Optical Characteristics


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	170	200	-	cd/m²	1, 4, 5.
Viewing Angle		$\theta_{R}$	Horizontal (Right)	40	45	-	degree	
		$\theta_{L}$	CR = 10 (Left)	40	45	<b>-</b>	degree	4, 9
Viewing A	igic	Ψн	Vertical (Upper)	10	15	A-		т, о
		ΨL	CR = 10 (Lower)	30	35	<b>-</b> 7		
Luminan Uniformi		$\delta_{5P}$	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ <sub>13P</sub>	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio		CR		400	500	-		4, 6
Cross ta	lk	%				4		4, 7
Response	Гime	$T_{RT}$	Rising + Falling	-	8	16		
	Red	Rx		0.550	0.580	0.610		
	neu	Ry		0.305	0.335	0.365		
Color /	Green	Gx		0.300	0.330	0.360		
Color / Chromaticity	Green	Gy		0.535	0.565	0.595		
Coodinates	Blue	Вх	CIE 1931	0.125	0.155	0.185		4
Coodinates	biue	Ву		0.110	0.140	0.170		
	White	Wx		0.283	0.313	0.343		
	Wille	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		



Note 1: 5 points' position (Ref: Active area)



Note 2: 13 points' position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	Maximum Brightness of five points
δ w5 =	Minimum Brightness of five points
δ w13 =	Maximum Brightness of thirteen points
O w13 =	Minimum Brightness of thirteen points

#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement



should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $, Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Briahtness on the "White" state Contrast ratio (CR)= Briahtness on the "Black" state

Note 7: Definition of Cross Talk (CT)

 $CT = |Y_B - Y_A| / Y_A \times 100 (\%)$ 

Where

 $Y_A = Luminance$  of measured location without gray level 0 pattern (cd/m<sub>2</sub>)


 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)





Note 8: Definition of response time:


The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





### 3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions	
Operating	TOP	0	+50	[°C]	Note 4	
Operation Humidity	HOP	5	95	[%RH]	Note 4	
Storage	TST	-20	+60	[°C]	Note 4	
Storage Humidity	HST	5	95	[%RH]	Note 4	

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

#### 5. Electrical Characteristics

#### 5.1 TFT LCD Module

#### 5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1	[Watt]	Note 1
IDD	IDD Current	-	-	333	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.0V driving voltage. (Pmax=V3.0 x lwhite)

Note 2: Measure Condition






Vin rising time



#### 5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		٧
VDiffP-P	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Fallow as VESA display port standard V1.1a.



#### Display Port AUX\_CH signal:



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		٧
VDiffP-P	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V

Fallow as VESA display port standard V1.1a.


### Display Port VHPD signal:

		Display po	ort VHPD				
				Min	Тур	Max	unit
VHPD	HPD Voltage			2.25		3.6	V

Fallow as VESA display port standard V1.1a.




#### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only



## **Product Specification**

#### AU OPTRONICS CORPORATION


Display Port panel power sequence timing parameter:

Timing	D!4!	David Inc	Limits			Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
T5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

- 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
- -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

	VLED (Backlight power supply) (Hot Plug)	90% T. 10% VLE	D_Low 10%	
--	--	----------------	-----------	--

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency



#### 5.2 Touch Sensor

### 5.2 Touch Sensor Power Consumption

Items	Symbol	S	pecificatio	ns	Unit	Notes
nomo	Cymbol	Min.	Тур.	Max.	Onit	Notes
Touch Panel Power Supply	VDD	3.0	3.3	3.6	V	
The fully active state of the device.	Active		50		mW	
Selective Suspend State (5 seconds inactivity)	Idle		8.25		mW	



## 5.3 Backlight Unit 5.3.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.95	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =20 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.3.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6	12	21	[Volt]	
LED Enable Input High Level		2.5		5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	1	0.5	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	1	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1 : Recommanded system pull up/down resistor no bigger than 10kohm.

### 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1																				13	366	5
1st Line	R	G	В	R	G	В		•				-					-	F	R	G	В	R	G	В
					1																			
																4								
		•			•							1	4		4				•				•	
768th Line	R	G	В	R	G	В	-		-	-	-			-		-	•	F	2	G	В	R	G	В

### **6.2 Integration Interface Requirement**

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	I-PEX 20455-040E-12R or Compatible
Mating Housing/Part Number	I-PEX 20455-040T-12R or Compatible

### 6.2.2 Pin Assignment

Display Port is a differential signal technology for LCD interface and high speed data transfer device.

1         NC         No connect           2         H_GND         High Speed Ground           3         NC         No connect           4         NC         No connect           5         H_GND         High Speed Ground           6         Lane0_N         Comp Signal Link Lane 0           7         Lane0_P         True Signal Link Lane 0           8         H_GND         High Speed Ground           9         AUX_CH_P         True Signal Auxiliary Ch.           10         AUX_CH_N         Comp Signal Auxiliary Ch.           11         H_GND         High Speed Ground           12         LCD_VCC         LCD logic and driver power           13         LCD_VCC         LCD logic and driver power           14         LCD_Self_Test         LCD Panel Self Test Enable           15         LCD_GND         LCD logic and driver ground           16         LCD_GND         LCD logic and driver ground           17         HPD         HPD signal pin           18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND	PIN NO	Symbol	Function
2			
3	2		
5         H_GND         High Speed Ground           6         Lane0_N         Comp Signal Link Lane 0           7         Lane0_P         True Signal Link Lane 0           8         H_GND         High Speed Ground           9         AUX_CH_P         True Signal Auxiliary Ch.           10         AUX_CH_N         Comp Signal Auxiliary Ch.           11         H_GND         High Speed Ground           12         LCD_VCC         LCD logic and driver power           13         LCD_VCC         LCD logic and driver power           14         LCD_Self_Test         LCD Panel Self Test Enable           15         LCD_GND         LCD logic and driver ground           16         LCD_GND         LCD logic and driver ground           17         HPD         HPD signal pin           18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight ground           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect	3	NC	
6 LaneO_N 7 LaneO_P 7 LaneO_P 8 H_GND 8 H_GND 9 AUX_CH_P 10 AUX_CH_N 11 H_GND 11 H_GND 12 LCD_VCC 13 LCD_VCC 14 LCD logic and driver power 14 LCD_Self_Test 15 LCD_GND 16 LCD_GND 17 HPD 18 BL_GND 19 BL_GND 19 BL_GND 10 Backlight ground 10 BL_GND 10 BL_CND 11 BL_GND 12 BL_PWM_DIM 12 BC_PWR 13 BC_RND 14 CCD_System PWM signal Input 15 LCD 15 NC 16 NC 17 No connect 18 LCD_NC 19 BL_PWR 10 Backlight power 19 BL_PWR 10 Backlight power 10 No connect 11 BL_PWR 12 BL_PWR 13 BC_SIRT 14 BC_SIRT 15 BC_SIRT 15 BC_SIRT 15 LCD_GND 16 LCD logic and driver ground 17 HPD 18 BL_GND 19 BC_SIRT 10 BC_SIRT 10 BC_SIRT 10 BC_SIRT 11 BC_SIRT 11 BC_SIRT 11 BC_SIRT 12 BC_SIRT 13 BC_SIRT 14 BC_SIRT 15 BC_SIRT 16 BC_SIRT 16 BC_SIRT 16 BC_SIRT 16 BC_SIRT 17 BC_SIRT 18 B	4	NC	No connect
7         Lane0_P         True Signal Link Lane 0           8         H_GND         High Speed Ground           9         AUX_CH_P         True Signal Auxiliary Ch.           10         AUX_CH_N         Comp Signal Auxiliary Ch.           11         H_GND         High Speed Ground           12         LCD_VCC         LCD logic and driver power           13         LCD_VCC         LCD logic and driver power           14         LCD_Self_Test         LCD Panel Self Test Enable           15         LCD_GND         LCD logic and driver ground           16         LCD_GND         LCD logic and driver ground           17         HPD         HPD signal pin           18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight ground           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26 </th <th>5</th> <th>H_GND</th> <th>High Speed Ground</th>	5	H_GND	High Speed Ground
8 H_GND High Speed Ground 9 AUX_CH_P True Signal Auxiliary Ch. 10 AUX_CH_N Comp Signal Auxiliary Ch. 11 H_GND High Speed Ground 12 LCD_VCC LCD logic and driver power 13 LCD_VCC LCD logic and driver power 14 LCD_Self_Test LCD Panel Self Test Enable 15 LCD_GND LCD logic and driver ground 16 LCD_GND LCD logic and driver ground 17 HPD HPD signal pin 18 BL_GND Backlight ground 19 BL_GND Backlight ground 20 BL_GND Backlight ground 21 BL_GND Backlight ground 22 BL_Enable Backlight ground 22 BL_Enable Backlight On / Off 23 BL_PWM_DIM System PWM signal Input 24 NC No connect 25 NC No connect 26 NC No connect 27 BL_PWR Backlight power 28 BL_PWR Backlight power 29 BL_PWR Backlight power 30 NC No connect	6	Lane0_N	Comp Signal Link Lane 0
9 AUX_CH_P True Signal Auxiliary Ch.  10 AUX_CH_N Comp Signal Auxiliary Ch.  11 H_GND High Speed Ground  12 LCD_VCC LCD logic and driver power  13 LCD_VCC LCD logic and driver power  14 LCD_Self_Test LCD Panel Self Test Enable  15 LCD_GND LCD logic and driver ground  16 LCD_GND LCD logic and driver ground  17 HPD HPD signal pin  18 BL_GND Backlight ground  19 BL_GND Backlight ground  20 BL_GND Backlight ground  21 BL_GND Backlight ground  22 BL_Enable Backlight ground  22 BL_Enable Backlight On / Off  23 BL_PWM_DIM System PWM signal Input  No connect  No connect  No connect  25 NC No connect  No connect  26 NC No connect  27 BL_PWR Backlight power  28 BL_PWR Backlight power  30 NC No connect	7	Lane0_P	True Signal Link Lane 0
10 AUX_CH_N Comp Signal Auxiliary Ch.  11 H_GND High Speed Ground  12 LCD_VCC LCD logic and driver power  13 LCD_VCC LCD logic and driver power  14 LCD_Self_Test LCD Panel Self Test Enable  15 LCD_GND LCD logic and driver ground  16 LCD_GND LCD logic and driver ground  17 HPD HPD signal pin  18 BL_GND Backlight ground  19 BL_GND Backlight ground  20 BL_GND Backlight ground  21 BL_GND Backlight ground  22 BL_Enable Backlight On / Off  23 BL_PWM_DIM System PWM signal Input  24 NC No connect  25 NC No connect  26 NC No connect  27 BL_PWR Backlight power  28 BL_PWR Backlight power  30 NC No connect  31 TP_DN  32 TP_DP		H_GND	High Speed Ground
11       H_GND       High Speed Ground         12       LCD_VCC       LCD logic and driver power         13       LCD_VCC       LCD logic and driver power         14       LCD_Self_Test       LCD Panel Self Test Enable         15       LCD_GND       LCD logic and driver ground         16       LCD_GND       LCD logic and driver ground         17       HPD       HPD signal pin         18       BL_GND       Backlight ground         19       BL_GND       Backlight ground         20       BL_GND       Backlight ground         21       BL_GND       Backlight ground         21       BL_GND       Backlight ground         22       BL_Enable       Backlight ground         23       BL_PWM_DIM       System PWM signal Input         24       NC       No connect         25       NC       No connect         26       NC       No connect         27       BL_PWR       Backlight power         28       BL_PWR       Backlight power         29       BL_PWR       Backlight power         30       NC       No connect         31       TP_DN         32 <td< th=""><th>9</th><th>AUX_CH_P</th><th></th></td<>	9	AUX_CH_P	
12 LCD_VCC LCD logic and driver power  13 LCD_VCC LCD logic and driver power  14 LCD_Self_Test LCD Panel Self Test Enable  15 LCD_GND LCD logic and driver ground  16 LCD_GND LCD logic and driver ground  17 HPD HPD signal pin  18 BL_GND Backlight ground  19 BL_GND Backlight ground  20 BL_GND Backlight ground  21 BL_GND Backlight ground  22 BL_Enable Backlight on / Off  23 BL_PWM_DIM System PWM signal Input  24 NC No connect  25 NC No connect  26 NC No connect  27 BL_PWR Backlight power  28 BL_PWR Backlight power  30 NC No connect  31 TP_DN  32 TP_DP	10	AUX_CH_N	Comp Signal Auxiliary Ch.
13 LCD_VCC LCD logic and driver power  14 LCD_Self_Test LCD Panel Self Test Enable  15 LCD_GND LCD logic and driver ground  16 LCD_GND LCD logic and driver ground  17 HPD HPD signal pin  18 BL_GND Backlight ground  19 BL_GND Backlight ground  20 BL_GND Backlight ground  21 BL_GND Backlight ground  22 BL_Enable Backlight on / Off  23 BL_PWM_DIM System PWM signal Input  24 NC No connect  25 NC No connect  26 NC No connect  27 BL_PWR Backlight power  28 BL_PWR Backlight power  29 BL_PWR Backlight power  30 NC No connect  No connect  No connect  No connect		H_GND	
14       LCD_Self_Test       LCD Panel Self Test Enable         15       LCD_GND       LCD logic and driver ground         16       LCD_GND       LCD logic and driver ground         17       HPD       HPD signal pin         18       BL_GND       Backlight ground         19       BL_GND       Backlight ground         20       BL_GND       Backlight ground         21       BL_GND       Backlight ground         22       BL_Enable       Backlight On / Off         23       BL_PWM_DIM       System PWM signal Input         24       NC       No connect         25       NC       No connect         26       NC       No connect         27       BL_PWR       Backlight power         28       BL_PWR       Backlight power         29       BL_PWR       Backlight power         30       NC       No connect         31       TP_DN         32       TP_DP	12	LCD_VCC	
15 LCD_GND LCD logic and driver ground  16 LCD_GND LCD logic and driver ground  17 HPD HPD signal pin  18 BL_GND Backlight ground  19 BL_GND Backlight ground  20 BL_GND Backlight ground  21 BL_GND Backlight ground  22 BL_Enable Backlight on / Off  23 BL_PWM_DIM System PWM signal Input  24 NC No connect  25 NC No connect  26 NC No connect  27 BL_PWR Backlight power  28 BL_PWR Backlight power  29 BL_PWR Backlight power  30 NC No connect  11 TP_DN  32 TP_DP		LCD_VCC	LCD logic and driver power
16         LCD_GND         LCD logic and driver ground           17         HPD         HPD signal pin           18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight on / Off           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			VICTORIA VI
17         HPD         HPD signal pin           18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight ground           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN         No connect		LCD_GND	
18         BL_GND         Backlight ground           19         BL_GND         Backlight ground           20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight On / Off           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN         No connect           31         TP_DP         TP_DP		_	- 400. III AIP AL V
19 BL_GND Backlight ground 20 BL_GND Backlight ground 21 BL_GND Backlight ground 22 BL_Enable Backlight On / Off 23 BL_PWM_DIM System PWM signal Input 24 NC No connect 25 NC No connect 26 NC No connect 27 BL_PWR Backlight power 28 BL_PWR Backlight power 29 BL_PWR Backlight power 30 NC No connect 31 TP_DN 32 TP_DP	17		
20         BL_GND         Backlight ground           21         BL_GND         Backlight ground           22         BL_Enable         Backlight On / Off           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			
21         BL_GND         Backlight ground           22         BL_Enable         Backlight On / Off           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			A VIII DIVIN
22         BL_Enable         Backlight On / Off           23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			
23         BL_PWM_DIM         System PWM signal Input           24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP		<u> </u>	Volume, Western,
24         NC         No connect           25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP		_	ANTIDO STORIOS STORIOS
25         NC         No connect           26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			WHITE AND ADDRESS OF THE PROPERTY OF THE PROPE
26         NC         No connect           27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			
27         BL_PWR         Backlight power           28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			
28         BL_PWR         Backlight power           29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP			Total Verificial and Control of the
29         BL_PWR         Backlight power           30         NC         No connect           31         TP_DN           32         TP_DP		10000	A Supplement
30 NC No connect  31 TP_DN  32 TP_DP		10100	Wilder Control of the
31 TP_DN 32 TP_DP		- 100	
32 TP_DP		4000000000	No connect
		AUD VIOLE	
I SS IGND I Ground—Shield		10101	C
Visiting William Annual		VICEOUS VICEOUS AND AND ADDRESS OF THE PROPERTY OF THE PROPERT	
Touch panel power supply (3.3V)		Amery Americanisms	
Touch panel power supply (3.3V)	1000	VIIIIA.	
36 TP_EN Touch function enable pin		Marie Marie	
37 TP_CLK I2C CLK for Touch 38 TP SDA I2C Data for Touch	The state of the s	order of the second	
39 INT Interrupt for Touch			
40 RST Reset for Touch	TORS ASSESS		

Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.

### **6.3 Interface Timing**

### **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parai	meter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock from	Clock frequency		72.4	75	80	MHz
	Period	T <sub>V</sub>	790	808	768+A	
Vertical Section	Active	$T_{VD}$		$T_{Line}$		
Collon	Blanking	T <sub>VB</sub>	20	40	Α	•
l la desantal	Period	T <sub>H</sub>	1526	1547	1366+B	4.4
Horizontal Section	Active	T <sub>HD</sub>		$T_{Clock}$		
20011011	Blanking	T <sub>HB</sub>	160	181	В	A

Note 1: The above is as optimized setting

Note 2 : DE mode only

Note 3: The maximum clock frequency = (1366+B)\*(768+A)\*60<80MHz

### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1


**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

#### 8. Mechanical Characteristics


#### **8.1 LCM Outline Dimension**

#### 8.1.1 Standard Front View



B116XTT01.1 Document Version: 1.2

#### 8.1.2 Standard Rear View



### 9. Shipping and Package

### 9.1 Shipping Label Format



Manufactured YY/MM
Model No: B116XTI01.1
AU Optronics
MADE IN CHINA (501)
H/W: 1A F/W: 0







#### 9.1 Carton Label Format

**AU Optronics** 

QTY: 40





MODEL NO: B116XTT01.1

PART NO: 97.11B27.101

CUSTOMER NO:

CARTON NO:

Made in China




\*ZS0100-0652300205\*




### 9.2 Carton Package

The outside dimension of carton is 460 (L)mm x 375 (W)mm x 268 (H)mm



Pallet: 1140mm\*890mm\*138mmStretch film: 500mm (W)\*300M (L)

### 9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
0	Header	00	00000000	0	
1	Header	FF	11111111	255	
2	Header	FF	11111111	255	
3	Header	FF	11111111	255	
4	Header	FF	11111111	255	
5	Header	FF	11111111	255	
6	Header	FF	11111111	255	
7	Header	00	00000000	0	
8	EISA manufacture code = 3 Character ID	06	00000110	6	
9	EISA manufacture code (Compressed ASCII)	AF	10101111	175	
0A	Panel Supplier Reserved – Product Code	5C	01011100	92	>
0B	Panel Supplier Reserved – Product Code	11	00010001	17	
	LCD module Serial No - Preferred but Optional				
0C	("0" if not used)	00	00000000	0	
0.0	LCD module Serial No - Preferred but Optional	00	00000000	0	
0D	("0" if not used) LCD module Serial No - Preferred but Optional	00	00000000	0	
0E	("0" if not used)	00	00000000	0	
<u> </u>	LCD module Serial No - Preferred but Optional	00	0000000		
0F	("0" if not used)	00	00000000	0	
10	Week of manufacture	24	00100100	36	
11	Year of manufacture	18	00011000	24	
12	EDID structure version # = 1	01	0000001	1	
13	EDID revision # = 4	04	00000100	4	
14	Video I/P definition	95	10010101	149	
15	Max H image size = ?? cm(Rounded to cm)	1A	00011010	26	
16	Max V image size = ?? cm(Rounded to cm)	0E	00001110	14	
	Display gamma = (gamma ×100)-100 =				
17	Example: $(2.2 \times 100) - 100 = 120$	78	01111000	120	
18	Feature support	02	00000010	2	
19	Red/Green Low bit (RxRy/GxGy)	6B	01101011	107	
1A	Blue/White Low bit (BxBy/WxWy)	F5	11110101	245	
1B	Red X $Rx = 0.???$	91	10010001	145	
1C	Red Y $Ry = 0.???$	55	01010101	85	
1D	Green X $Rx = 0.???$	54	01010100	84	
1E	Green Y $Ry = 0.???$	91	10010001	145	
1F	Blue X $Rx = 0.???$	27	00100111	39	
20	Blue Y Ry = 0.???	22	00100010	34	
21	White X Rx = 0.???	50	01010000	80	
22	White Y Ry = 0.???	54	01010100	84	
23	Established timings 1 (00h if not used)	00	00000000	0	
24	Established timings 2 (00h if not used)	00	00000000	0	
25	Manufacturer's timings (00h if not used)	00	00000000	0	
26	Standard timing ID1 (01h if not used)	01	00000001	<u></u>	
27	Standard timing ID1 (01h if not used)	01	00000001	<u>·</u> 1	
28	Standard timing ID2 (01h if not used)	01	00000001	<u>'</u>	
	Document Version: 1.2	<u></u>	33333331		

1	I	l		ı	
29	Standard timing ID2 (01h if not used)	01	00000001	1	
2A	Standard timing ID3 (01h if not used)	01	00000001	1	
2B	Standard timing ID3 (01h if not used)	01	00000001	1	
2C	Standard timing ID4 (01h if not used)	01	00000001	1	
2D	Standard timing ID4 (01h if not used)	01	00000001	1	
2E	Standard timing ID5 (01h if not used)	01	0000001	1	
2F	Standard timing ID5 (01h if not used)	01	0000001	1	
30	Standard timing ID6 (01h if not used)	01	0000001	1	
31	Standard timing ID6 (01h if not used)	01	0000001	1	<b>A</b>
32	Standard timing ID7 (01h if not used)	01	0000001	1	
33	Standard timing ID7 (01h if not used)	01	0000001	1	
34	Standard timing ID8 (01h if not used)	01	0000001	1 1	
35	Standard timing ID8 (01h if not used)	01	00000001	<b>₩</b>	
	Pixel Clock/10,000			K A	
36	(LSB)	89	10001001	137	
0.7	Pixel Clock/10,000	10	00011101	200	>
37	(MSB) Horizontal Active = ???? pixels	1D	00011101	29	
38	(lower 8 bits)	56	01010110	86	
- 55	Horizontal Blanking (Thbp) = 320 pixels			V 00	
39	(lower 8 bits)	D0	11010000	208	
	Horizontal Active/Horizontal blanking (Thbp)				
3A	(upper4:4 bits)	50	01010000	80	
3B	Vertical Active = ??? lines	00	00000000	0	
3C	Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels)	20	00100000	32	
30	Vertical Active : Vertical Blanking (Tvbp)	20	00100000	52	
3D	(upper4:4 bits)	30	00110000	48	
3E	Horizontal Sync, Offset (Thfp) = ?? pixels	28	00101000	40	
3F	Horizontal Sync, Pulse Width = ??? pixels	20	00100000	32	
	Vertical Sync, Offset (Tvfp) = ? lines				
40	Sync Width = ? lines	36	00110110	54	
44	Horizontal Vertical Sync Offset/Width upper 2	00	0000000		
41	bits	00	00000000	0	
42	Horizontal Image Size =??? mm	00	00000000	0	
43	Vertical image Size = ??? mm	90	10010000	144	
44	Horizontal Image Size / Vertical image size	10	00010000	16	
45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0	
75	Vertical Border = 0 (Zero for Notebook	00	0000000	-	
46	LCD)	00	00000000	0	
	Bit[7] 0: Non-interlace, 1: Interlace				
	Bit[6:5] 00: Normal display, no strero, see				
	VESA EDID Spec 1.3				
	Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital				
	composite, 11: Digital				
	separate				
	Bit[2:1] : The interpretation of bits 2 and 1				
	is dependent on the decode of				
	bits 4 and 3 - see VESA				
	EDID Spec 1.3 Bit[0] : See VESA EDID Spec 1.3				
47	==> fix=1A	1A	00011010	26	
48	Pixel Clock/10,000	89	10001001	137	
			<del> </del>	************	

	(LSB)				
	Pixel Clock/10,000				
49	(MSB)	1D	00011101	29	
4A	Horizontal Active = xxxx pixels (lower 8 bits)	56	01010110	86	
771	Horizontal Blanking (Thbp) = xxxx pixels	30	01010110	00	
4B	(lower 8 bits)	5A	01011010	90	
	Horizontal Active/Horizontal blanking (Thbp)				
4C	(upper4:4 bits)	52	01010010	82	
4D	Vertical Active = xxxx lines	00	00000000	0	
4E	Vertical Blanking (Tvbp) = xxxx lines (DE	20	00100000	32	
4⊑	Blanking typ. for DE only panels)  Vertical Active: Vertical Blanking (Tvbp)	20	00100000	32	
4F	(upper4:4 bits)	30	00110000	48	
50	Horizontal Sync, Offset (Thfp) = xxxx pixels	28	00101000	40	
51	Horizontal Sync, Pulse Width = xxxx pixels	20	00100000	32	
	Vertical Sync, Offset (Tvfp) = xx lines				
52	Sync Width = xx lines	36	00110110	54	<b>&gt;</b>
	Horizontal Vertical Sync Offset/Width upper 2				
53	bits	00	00000000	0	
54	Horizontal Image Size =xxx mm	00	00000000	0	
55	Vertical image Size = xxx mm	90	10010000	144	
56	Horizontal Image Size / Vertical image size	10	00010000	16	
<b>5</b> 7	Horizontal Border = 0 (Zero for Notebook	00	00000000		
57	LCD) Vertical Border = 0 (Zero for Notebook	00	00000000	0	
58	LCD)	00	00000000	0	
	Bit[7] 0: Non-interlace, 1: Interlace		0000000		
	Bit[6:5] 00: Normal display, no strero, see				
	VESA EDID Spec 1.3				
	Bit[4:3] 00: Analog composite, 01: Bipolar				
	analog composite, 10: Digital composite, 11:				
	Digital separate Bit[2:1]: The interpretation of bits 2 and 1 is				
	dependent on the decode of bits 4 and 3 - see				
	VESA EDID Spec 1.3				
	Bit[0]: See VESA EDID Spec 1.3				
59	==> fix=1A	1A	00011010	26	
5A	Flag	00	00000000	0	
5B	Flag	00	00000000	0	
5C	Flag	00	00000000	0	
	Data Type Tag: Alphanumeric Data String		444444	054	
5D	(ASCII) ==> fix=FE	FE	111111110	254	
5E	Flag	00	00000000	0	
5F	Dell P/N 1st Character	4B	01001011	75	
60	Dell P/N 2nd Character	59	01011001	89	
61	Dell P/N 3rd Character	30	00110000	48	
62	Dell P/N 4th Character	35	00110101	53	
63	Dell P/N 5th Character	50	01010000	80	
	EDID Revision				
64	Bit[6:0] See charts below Bit[7] 0: X-rev, 1: A-rev	80	10000000	128	
		42			
65	Manufacturer P/N		01000010	66	
66 67	Manufacturer P/N Manufacturer P/N	31	00110001	49	
	uwanutacturer P/N	31	00110001	49	i e

68	Manufacturer P/N	36	00110110	54	
69	Manufacturer P/N	58	01011000	88	
6A	Manufacturer P/N	54	01010100	84	
6B	Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	54	01010100	84	
6C	Flag	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Flag	00	00000000	0	
6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0	
70	Flag	00	00000000	0	
71	Color Management	00	00000000	0	
72	Panel Structure	41	01000001	65	
73	Frame Rate	22	00100010	34	
74	Light Controller Interface and Luminance	96	10010110	150	
75	Outdoor Features	01	0000001	1	
76	Multi-Media Features	11	00010001	17	
77	Multi-Media Features	00	00000000	0	
78	Special Features #1	00	00000000	0	
79	Special Features #2	0A	00001010	10	
7A	Special Features #3	01	0000001	1	
7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10	
7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32	
7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32	
7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0	
7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	5F	01011111	95	