

A030DN05 V0 Product Spec	Version	0.2
	Page	1/64

CUSTOMER APPROVAL SHEET

CUSTOMER	
MODEL	A030DN05 V0
CUSTOMER	
APPROVED	

Com	ment ·						
P/N :	·	TBD					
AUO PM	:						
	APPROVAL	FOR SPEC	CIFICATIONS	S AND CS	SAMPLE	(Spec.	Ver.)
	APPROVAL	FOR SPEC	CIFICATIONS	S AND ES	SAMPLE	(Spec.	Ver.)
	APPROVAL	FOR SPEC	CIFICATIONS	S ONLY (S	oec. Ver.)	



A030DN05 V0 Product Spec	Version	0.2
	Page	2/64

Doc. version:	0.2
Total pages:	65
Date:	2010/08/03

Product Specification 3.0" COLOR TFT-LCD MODULE

Model Name: A030DN05 V0

Planned Lifetime:	From 2010/Aug. To 2011/Sep.
Phase-out	
Control:	From 2011/Sep. To 2012/Aug.
EOL Schedule:	2012/Aug.

< ◆ > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2007 AU Optronics All Rights Reserved, Do Not Copy.



A030DN05 V0 Product Spec	Version	0.2
	Page	3/64

Record of Revision

Version	Revise Date	Page	Content
0.0	2010/07/20		First draft
0.1	2010/08/03	18-19	Update HSYNC min back porch to15
		24-25	Update HSYNC min back porch to15
		31-32	Add R48~R79 register table
		65	Update power generate circuit and add non gamma 2.2 curve command setting notice
0.2	2010/8/11	13	Revise LED voltage V _L
		58-63	Revise release standby command R5 from 5Fhà 77h



A030DN05 V0 Product Spec	Version	0.2
	Page	4/64

Contents

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	11
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.2 Digital input signal overshoot and undershoot limitation	12
3.3 Recommended Capacitance Values of External Capacitor	13
3.3 Backlight driving conditions	13
4. Input timing AC characteristic	14
5. Input timing format	15
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	15
5.2 UPS052 timing	18
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)	18
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	19
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	19
5.3 CCIR656 Timing	22
5.3.1 CCIR656 decoding	22
5.3.2 CCIR656 NTSC	23
5.3.3 CCIR656 PAL	
5.4 YUV 720 and YUV 640 timing	24
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	25
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	
6. Serial control interface AC characteristic	
6.1 Timing chart	
6.2 The configuration of serial data at SDA terminal is at below	
6.3 Register table	
6.4 Register description	
C. Optical specification (Note 1,Note 2, Note 3)	
D. Reliability test items	
E. Packing form	
F. Outline dimension	53



A030DN05 V0 Product Spec	Version	0.2
	Page	5/64

S. Application note	54
1. Application circuit	54
1.1 With internal LED driver circuit	54
1.2 With external LED driver circuit	55
2. Power on/off sequence	56
2.1 Power on (Standby Disabling)	56
2.2 Power off (Standby Enabling)	57
3. Recommended power on/off serial command settings	58
3.1 UPS051	58
3.2 UPS052 320 mode	59
3.3 UPS052 360 mode	60
3.4 CCIR656	61
3.5 YUV 720	62
3.6 YUV 640	63
4. Power generation circuit	64
5. Non gamma 2.2 curve command setting notice	64



A030DN05 V0 Product Spec	Version	0.2
	Page	6/64

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	60 x 45	
3	Screen size (inch)	2.95 (Diagonal)	
4	Dot pitch (um)	62.5x187.5	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	70.2 x 51.4 x 2.2	Note 1
7	Weight (g)	TBD	
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension



A030DN05 V0 Product Spec	Version	0.2
	Page	7/64

B. Electrical specifications

1. Pin assignment

	assignme		I/O		
Pin no	Symbol	1/0	Structure	Description	Remark
1	VCOM	ı	-	Panel common voltage	
2	CS	I	Type 5	Serial command enable	
3	SDA	I	Type 3	Serial command data input	
4	SCL	I	Type 4	Serial command clock input	
5	HSYNC	I	Type 1	Horizontal sync input	
6	VSYNC	I	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1	Data input	
15	D0	I	Type 1	Data input; LSB	
16	GND	Р	-	Ground for digital circuit	
17	VDD	Р	-	System power	3.0V~3.6V
18	DVDD	С	-	Power setting capacitor connect pin	
19	V1	С	-	Power setting capacitor connect pin	
20	V2	С	-	Power setting capacitor connect pin	
21	V3	С	-	Power setting capacitor connect pin	
22	V4	С	-	Power setting capacitor connect pin	
23	VDD2	С	-	Power setting capacitor connect pin	
24	V5	С	-	Power setting capacitor connect pin	
25	V6	С	-	Power setting capacitor connect pin	
26	VDD3	С	-	Power setting capacitor connect pin	
27	VDD5	С	-	Power setting capacitor connect pin	
28	V7	С	-	Power setting capacitor connect pin	
29	V8	С	-	Power setting capacitor connect pin	
30	VGH	С	-	Power setting capacitor connect pin	
31	VGL	С	-	Power setting capacitor connect pin	
32	AGND	Р	-	Ground for analog circuit	




A030DN05 V0 Product Spec	Version	0.2
	Page	8/64

33	FRP	0	Type 6	Frame polarity output for VCOM
34	COMDC	0	Type 7	VCOM DC voltage output pin
35	VCAC	С	-	Power setting capacitor for VCOM AC
36	DRV	0	Type10	VLED boost transistor driving signal
37	VLED	Р	-	LED power anode
38	FB	Р	Type 9	LED power cathode
39	VCOM	1	-	Panel common voltage

I: Input, O: Output, C: Capacitor, P: Power

Note: Definition of scanning direction, Refer to figure as below:






A030DN05 V0 Product Spec	Version	0.2
	Page	9/64

I/O Pin Structure:

Pull high/low resistor is **700k** Ω .





A030DN05 V0 Product Spec	Version	0.2
	Page	10/64

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	V	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
Charge Pump	V2	AGND=GND=0V	-0.3	8	V	
Voltage	V3	AGND=GND=0V	-0.3	8	V	
voltage	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70	°C	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



A030DN05 V0 Product Spec	Version	0.2
	Page	11/64

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Iter	m	Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	V_{IH}	0.7* VDD	-	VDD	>	
Signal	L Level	V_{IL}	GND	-	0.3* VDD	V	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default t, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I_{DD}	V 2.2V		8	10	^	Note 1
for V _{DD}	I _{DD(STANDBY)}	$V_{DD}=3.3V$		0.1	0.2	mA	Note 1
DC DC voltage	V_{GH}	$V_{DD}=3.3V$	14.5	15	15.5	V	Note 2
DC-DC voltage	V_{GL}	$V_{DD}=3.3V$	-10.5	-10	-9.5	V	Note 2
VCOM voltage	V_{CAC}	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	V_{CDC}	-		0.4		V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.




A030DN05 V0 Product Spec	Version	0.2
	Page	12/64

3.2 Digital input signal overshoot and undershoot limitation

The digital input signal overshoot and undershoot voltage should keep under VDDIO+0.5V and over GND-0.5V.

Symbol	Overshoot	Undershoot
D0-D7		
DCLK		
HSYNC		
VSYNC	< VDDIO+0.5V	> GND-0.5V
SCL		
SDA		
CS		





A030DN05 V0 Product Spec	Version	0.2
	Page	13/64

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.


Pin name	Recommended value	Withstanding
Pili lialile	of capacitors (mF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.3 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.(note1	Unit	Remark
LED current			25	27.5	mA	Note2
LED voltage	V_L		9.6	10.8	V	3 LED's
Feedback voltage	V_{FB}		0.75	-	V	

Note1: To consider LED driver and feedback resistor tolerance.

Note2: If using LCD internal LED driver controller the maximum setting should be 25mA. Ta=25°C







A030DN05 V0 Product Spec	Version	0.2
	Page	14/64

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
CLK time	t _{DCLK}	33	-	188	ns	
DCLK width	t _{cw}	16.5	-	94	ns	D _{cw} =50%
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6H		





t_H means: HSYNC period



A030DN05 V0 Product Spec	Version	0.2
	Page	15/64

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency		1/t _{DCLK}	13.5	27	27.19	MHz	
	Period		t _H	1024	1716	1728	t _{DCLK}	
	Display period		t _{hd}		960		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	50	70	255	t _{DCLK}	Note 1
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	t _{hbp} - 1	t _{DCLK}	
Doring	Period	Odd	- t _V	242.5	262.5	450.5	t	
	renou	Even	ιγ	242.5	202.5	450.5	t _H	
	Display period	Odd	t _{vd}					
	Display period	Even	чvd		240		t _H	
	Pook porch	Odd	4	1	21	31	+	Nata O
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	Note 2
	Front norch	Odd						
	Front porch	Even	t _{vfp}	t_V - t_{vd} - t_{vbp}		t _H		
	Dulas width	Odd	4	1 +	1 +	6+		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	

- Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.
- Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



A030DN05 V0 Product Spec	Version	0.2
	Page	16/64







Fig.3 UPS051 Input Vertical Timing Chart

A030DN05 V0 Product Spec	Version	0.2
	Page	17/64





A030DN05 V0 Product Spec	Version	0.2
	Page	18/64

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	20.54	24.535	30	MHz	
	Period		t _H	1306	1560	1907	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450.5	t _H	
		Eve	·					
	Display period	Odd	t _{vd}	-	240	-	t _H	
		Eve						
	Back porch	Odd	f .	1	21	31	t _H	
VSYNC	Back porch	Eve	e t _{vbp}	1.5	21.5	31.5	ч	
	_ , ,	Odd	_		,			
	Front porch	Eve	t _{vfp}		t_V - t_{vd} - t_{vb}		t _H	
	Dulco width	Odd	+	1	1	200	+	
	Pulse width	Eve	t	1	1	200	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	20.4	24.375	30	MHz	
	Period		t _H	1306	1560	1920	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Eve	t _{vd}	-	288	-	t _H	
	Back porch	Odd	t.	3	24	34	t _H	
VSYNC	Back porch	Eve	t _{vbp}	3.5	24.5	34.5	чн	
	Front porch	Front porch Odd Eve		t_V - t_{vd} - t_{vb}		t _H		
	Pulse width	Odd Eve	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			585	625	901	t _H	



A030DN05 V0 Product Spec	Version	0.2
	Page	19/64

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1716	1907	t _{DCLK}	
	Display period		t _{hd}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
		Odd	t _V	242.5	262.5	450.5	t _H	
	Period	Even				450.5		
	Disalanasiad	Odd	- t _{vd}	-	240	-	t _H	
	Display period	Even						
	.	Odd	4	1	21	31		
VSYNC	Back porch	Even	t_{vbp}	1.5	21.5	31.5	t _H	
	Encoderate la constitución de la	Odd	4					
	Front porch	Even	t _{vfp}	t_V - t_{vd} - t_{vb}			t _H	
		Odd	4		4	200	t _{DCLK}	
	Pulse width	Even	t _{vsw}	1	1			
	1 frame			485	525	901	t _H	


5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1728	1920	t _{DCLK}	
	Display period		t _{hd}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	241	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Daria	Odd	4	000.5	312.5	450.5		
	Period	Even	t _V	292.5	312.5	450.5	t _H	
		Odd			288			
	Display period	Even	t_{vd}	-	200	-	t _H	
	David manufe	Odd	4	3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
	Front porch		4					
			t _{vfp}		t_V - t_{vd} - t_{vb}		t _H	
	Duda a wielkle	Odd		_		200		
	Pulse width	Even	t _{vsw}	1	1	200	t _{DCLK}	
	1 frame			585	625	901	t _H	




A030DN05 V0 Product Spec	Version	0.2
	Page	20/64

Fig.4 UPS052 Input Horizontal Timing Chart





A030DN05 V0 Product Spec	Version	0.2
	Page	21/64





A030DN05 V0 Product Spec	Version	0.2
	Page	22/64

5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

I FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field

I <XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \oplus H$ $P2=F \oplus H$ $P1=F \oplus V$ $P0=F \oplus V \oplus H$ \oplus : represents the exclusive-OR function

I Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.


I Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	Н	P3	P2	P1	P0



A030DN05 V0 Product Spec	Version	0.2
	Page	23/64


5.3.2 CCIR656 NTSC



Line	_	\ /	Н	Н
Number	F	V	(EAV)	(SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line	FV		Н	Н
Number	Г	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A030DN05 V0 Product Spec	Version	0.2
	Page	24/64

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1716	1907	t _{DCLK}	
	Display period		t_{hd}	-	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t_H - t_{hd} - t_{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Devied	Odd	t _V	040.5	262.5	450 F	4	
	Period	Even	ιγ	242.5	202.5	450.5	t _H	
	Diantarragiad	Odd	t .		240			
	Display period	Even	t_{vd}	-	240	-	t _H	
	Daalananah	Odd	+	1	21	31		
VSYNC	Back porch	Even	t_{vbp}	1.5	21.5	31.5	t _H	
	Front novel	Odd	+					
	Front porch	Even	t_{vfp}		t_V - t_{vd} - t_{vb}		t _H	
	D 1 111	Odd			,			
	Pulse width	Even	t _{vsw}	- 1 1 -	-	- t _{DCLK}		
	1 frame			485	525	901	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1476	1728	1920	t _{DCLK}	
	Display period		t _{hd}	-	1440	-	t _{DCLK}	
	Back porch		t _{hbp}	15	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	-	1	1	t _{DCLK}	
	Period	Odd Even	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Even	t _{vd}	-	288	-	t _H	
	.	Odd		3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
		Odd	4		1			
	Front porch	Even	t _{vfp}		t_V - t_{vd} - t_{vb}		t _H	
		Odd			4			
	Pulse width	Even	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame			585	625	901	t _H	



A030DN05 V0 Product Spec	Version	0.2
	Page	25/64

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre			1/t _{DCLK}	20.65	24.535	30	MHz	
	Period		t _H	1314	1560	1907	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hbp})	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Eve	t _V	242.5	262.5	450.5	t _H	
	Display period	Odd Eve	t _{vd}	-	240	-	t _H	
	David accords	Odd	4	1	21	31		
VSYNC	Back porch	Eve	t _{vbp}	1.5	21.5	31.5	t _H	
	Front porch	Odd Eve	t _{vfp}		t_{V} - t_{vd} - t_{vb}		t _H	
	Pulse width	Odd Eve	- t _{vsw}	-	1	-	t _{DCLK}	
	1 frame	-		485	525	901	t _H	

5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	20.5	24.375	30	MHz	
	Period		t _H	1314	1560	1920	t _{DCLK}	
	Display period		t _{hd}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	15	240	255	t _{DCLK}	
	Front porch		t _{hfp}		t _H - t _{hd} - t _{hb})	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
	Period	Odd Eve	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Eve	t _{vd}	-	288	-	t _H	
	David are not	Odd	4	3	24	34		
VSYNC	Back porch	Eve	t_{vbp}	3.5	24.5	34.5	t _H	
	Front porch	Odd Eve	t _{vfp}		t_V - t_{vd} - t_{vb}		t _H	
	Pulse width	Odd Eve	t _{vsw}	-	1	-	t _{DCLK}	
	1 frame			585	625	901	t _H	



Fig.7 YUV720 Input Horizontal Timing Chart

A030DN05 V0 Product Spec	Version	0.2
	Page	26/64

YUV640 Input Horizontal Timing Chart


Fig.8

Invalid data **t** NTSC:1716 / PAL:1728-t_H When CbCr=0 and Y_CbCr=0 Invalid data $^{\mathbf{t}_{\mathrm{psw}}}$ HSYNC DCLK Data

Invalid data t hfp NTSC:1560 / PAL:1560 When CbCr=0 and Y_CbCr=0 ${f t}_{
m hbp}$ Invalid data hsw HSYNC DCLK Data



A030DN05 V0 Product Spec	Version	0.2
	Page	27/64





A030DN05 V0 Product Spec	Version	0.2
	Page	28/64

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$

 $G_n \! = \! 1.164^* \! [(Y_{2n-1} \! + \! Y_{2n})/2 \! - \! 16] - 0.813^* \! (C_{rn} \! - \! 128) - 0.392^* \! (C_{bn} \! - \! 128)$


 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$

Where Y:16~235 C_r:16~240 C_b:16~240




A030DN05 V0 Product Spec	Version	0.2
	Page	29/64

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	50	-	-	ns
Serial data input setup Time	t _{S1}	50	-		ns
CS input hold Time	t _{H0}	50	-	-	ns
Serial data input hold Time	t _{H1}	50	-	-	ns
SCL pulse low width	t _{W1L}	50	-	-	ns
SCL pulse high width	t _{W1H}	50	-	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.




A030DN05 V0 Product Spec	Version	0.2
	Page	30/64

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W			Add	ress						DA	TA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





A030DN05 V0 Product Spec	Version	0.2
	Page	31/64

6.3 Register table

0.	.3 Register table															
NIa		Re	gis	ter	add	res	s		MSB		Regi	ster data	(default	t setting)		LSB
No.	A6	R/W	A 5	Α4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1					D0	
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)						С	
R1	0	0	0	0	0	0	0	1	VCDCE (1)	_						
R3	0	0	0	0	0	0	1	1		Brightness (40h)						
R4	0	0	0	0	0	1	0	0	Narrow (0)					HDIR (1)		
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	F	PFM_DUT (011)	ΓΥ	SHDB2 (1)	SHDB1 (1)	STB (0)
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Cur (00)	rent			VBLK (15h)		
R7	0	0	0	0	0	1	1	1			•	HBLI	K(46h)			
R8	0	0	0	0	1	0	0	0	BL_0 (00		х	х	х	х	х	х
R12	0	0	0	0	1	1	0	0	PA (00		х	CbCr (0)	х	Vdpol (1)	Hdpol (1)	DCLKpol (0)
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB (40h)						
R14	0	0	0	0	1	1	1	0	х	SUB-CONTRAST_R (40h)						
R15	0	0	0	0	1	1	1	1	Х	SUB-BRIGHTNESS R						
R16	0	0	0	1	0	0	0	0	Х			SU	B-CONT (40l	RAST_B		
R17	0	0	0	1	0	0	0	1	х			SUE	-BRIGH (40l	TNESS_B		
R21	0	0	0	1	0	1	0	1	L	ED_ON_CY (0111)	'CLE			_	N_RATIO 1111))
R48	0	0	1	1	0	0	0	0	х	х			GMA	_V0+(1000	01)	
R49	0	0	1	1	0	0	0	1	Х	Х			GAM	1_V3+(1011	00)	
R50	0	0	1	1	0	0	1	0	Х	Х		1	GMA	_V6+(1101	00)	
R51	0	0	1	1	0	0	1	1	X	Х	Х		(GMA_V8+((01101)	
R52		0	1	1	0	1	0	0	Х	Х	Х			SMA_V11+(
R53		0	1	1	0	1	0	1	Х							
R54	0	0	1	1	0	1	1	0	Х							
R55	0	0	1	1	0	1	1	1	Х	x x x GMA_V25+(1011)						
R56	0	0	1	1	1	0	0	0	x x x x GMA_V38+(0000)							
R57	0	0	1	1	1	0	0	1	x x x x GMA_V43+(1000)							
R58	0	0	1	1	1	0	1	0	х	x x x GMA_V48+(00110)						
R59	0	0	1	1	1	0	1	1	х	х	х		G	MA_V52+(01001)	



A030DN05 V0 Product Spec	Version	0.2
	Page	32/64

R60	0	0	1	1	1	1	0	0	х	х	х		G	6MA_V55+(01011)	
R61	0	0	1	1	1	1	0	1	Х	х	GMA_V57+(010100)					
R62	0	0	1	1	1	1	1	0	Х	х			GMA	_V60+(001	111)	
R63	0	0	1	1	1	1	1	1	Х	х			GMA	_V63+(0000	001)	
R64	1	0	0	0	0	0	0	0	х	х			GMA	_V63-(1000	001)	
R65	1	0	0	0	0	0	0	1	Х	Х			GMA	_V60-(1100	000)	
R66	1	0	0	0	0	0	1	0	Х	Х			GMA	_V57-(1101	00)	
R67	1	0	0	0	0	0	1	1	Х	х	Х		(3MA_V55-(0	01100)	
R68	1	0	0	0	0	1	0	0	х	х	х		(GMA_V52-(0	01011)	
R69	1	0	0	0	0	1	0	1	X	X	х		(GMA_V48-(0	00111)	
R70	1	0	0	0	0	1	1	0	X	X	х	Х		GAM_V	43-(1000)	
R71	1	0	0	0	0	1	1	1	X	X	х	x		GMA_V	38-(0000)	
R72	1	0	0	0	1	0	0	0	X	X	х	x		GMA_V2	25-(1010)	
R73	1	0	0	0	1	0	0	1	X	X	х	x		GMA_V	20-(1111)	
R74	1	0	0	0	1	0	1	0	x	х	х		C	GAM_V15-(1	10100)	
R75	1	0	0	0	1	0	1	1	Х	х	х		(3MA_V11-(0	01010)	
R76	1	0	0	0	1	1	0	0	Х	Х	Х		(GMA_V8-(0	1100)	
R77	1	0	0	0	1	1	0	1	Х	Х			GMA	A_V6-(0101	00)	
R78	1	0	0	0	1	1	1	0	Х	Х	GMA_V3-(001100)					
R79	1	0	0	0	1	1	1	1	Х	х	GMA_V0-(000001)					
R86	1	0	0	1	0	1	1	0	х	Х	x x 0 1 VGH_SEL(11)			_SEL(11)		
R97	1	0	1	0	0	0	0	1	Х	х	х	Х	х	х	Х	GAMMA setting (0)

Note: 1. "x" => please set to '0'.



A030DN05 V0 Product Spec	Version	0.2
	Page	33/64


6.4 Register description

R0:

No.		Re	gis	ter	add	lres	s		MSB	ISB Register data				LSB		
NO.	A6	R/W	A5	A4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	Х	VCAC(0)	VC	OM_AC	(011)

VCOM_AC: Common voltage AC level selection (deviation ±0.1V)

,	VCOM_AC	;	VCAC	Voltage (V)
D2	D1	D0	D3	Voltage (V)
0	0	0	0	3.6
0	0	0	1	3.7
0	0	1	0	3.8
0	0	1	1	3.9
0	1	0	0	4.0
0	1	0	1	4.1
0	1	1	0	4.2(Default)
0	1	1	1	4.3
1	0	0	0	4.4
1	0	0	1	4.5
1	0	1	0	4.6
1	0	1	1	4.7
1	1	Χ	Χ	4.8



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'			
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3			
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2			




A030DN05 V0 Product Spec	Version	0.2
	Page	34/64

R1:

No						;		MSB	MSB Register data						LSB	
NO	A6	R/W	A5	A 4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	х			VCOM_	DC (0Ah)		

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.10
:	:
0Ah(Default)	0.30(Default)
:	:
3Fh	1.36



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.	Register address					s		MSB	ISB Register data						LSB
NO.	A6	R/W	A5	A4	А3	A2	A 1	Α0	D D7 D6 D5 D4 D3 D2 D1 D0				D0		
R3	0	0	0	0	0	0	1	1	Brightness (40h)						

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A030DN05 V0 Product Spec	Version	0.2
	Page	35/64

R4:

No.		Register address					MSB	ASB Register data								
NO.	A6	R/W	A5	A 4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/I	PAL(10)	VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function
0	Right to left scan
1	Left to right scan (Default)

VDIR: Vertical scan direction setting

VDIR	Function						
0	Down to up scan						
1	Up to down scan (Default)						

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	/PAL	Mode						
D3	D2	Wode						
0	0	PAL						
0	1	NTSC						
1	X	Auto detection (Default)						

SEL: Input data timing format selection

CCIR601	YUV	SI	EL	INPUT TIMING FORMAT
CCIROUT	100	D5	D4	INFOT THINING FORMAL
0	0	0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	Х	UPS052 360 × 240
0	1	1	X	CCIR656
1	1	0	Х	YUV 640(*)
1	1	1	Х	YUV 720(*)

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A030DN05 V0 Product Spec	Version	0.2
	Page	36/64

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to driver ic, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function
0	Normal display (Default)
1	Narrow Display



Narrow=0



Narrow=1



A030DN05 V0 Product Spec	Version	0.2
	Page	37/64

R5:

No	Register address					lres	s		MSB Register data							LSB
		R/W	A5	A 4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUT\	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function				
0	Standby mode (Default)				
1	Normal operation				

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function			
D5	D4	D3	PFM duty cycle		
0	0	0	50%		
0	0	1	60%		
0	1	0	65%		
0	1	1	70%(Default)		
1	0	0	75%		
1	0	1	80%		
1	1	0	85%		
1	1	1	90%		

GRB: Register reset setting

GRB	Function				
0	Reset all registers to default value				
1	Normal operation (Default)				

When this command is sent to driver ic, it will be executed immediately

DRV_FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A030DN05 V0 Product Spec	Version	0.2
	Page	38/64

R6:

No						Register address MSB Register data								LSB		
NO	A6	R/W	A5	A 4	A3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	3LK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
16h	22(Default)	H (line)
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A030DN05 V0 Product Spec	Version	0.2
	Page	39/64


R6 & R7:

No	Register address					s		MSB	ISB Register data							
NO	A6	R/W	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		٧	BLK(15h	1)	
R7	0	0	0	0	0	1	1	1				HBLK(4	6h)			

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
Х	32h	50		
Х	46h	70(Default)	DCLK(*)	UPS051
х	FFh	255		
0	-	241(fixed)	DCLK(*)	UPS052
1	02h~FF	2~255	DCLK(*)	UF3032
0	-	240(fixed)	DCLK(*)	VIIV.640 VIIV.720
1	02h ~ FFh	2 ~ 255	DCLK(*)	YUV640, YUV720

^{*}The frequency of DCLK is different under different input timing.



R8:

No.	Register address				er address MSB Register data								LSB			
NO.	A6	R/W	A5	A 4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DR	V(00)	Х	Х	Х	х	х	х

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A030DN05 V0 Product Spec	Version	0.2
	Page	40/64

R12:

No	No. Register address					MSB	MSB Register data						LSB			
NO.	A6	R/W	A5	A4	А3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1				D0		
R12	0	0	0	0	1	1	0	0	PAIR	(00)	Х	CbCr(0)	Х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function
0	Positive polarity (Default)
1	Negative polarity


HDpol: HSYNC polarity selection

HDpol	Function
0	Positive polarity
1	Negative polarity (Default)

VDpol: VSYNC polarity selection

VDpol	Function
0	Positive polarity
1	Negative polarity (Default)







A030DN05 V0 Product Spec	Version	0.2
	Page	41/64

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb	O Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cro	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PA	NR.	VBLK						
D7	D6	ODD/EVEN	Unit					
х	0	21/21(Default)	H (line)					
х	1	21/20	n (iiile)					


CCIR656/YUV640/YUV720 NTSC/PAL (**)

PA	IR	VBLK						
D7	D6	ODD/EVEN	Unit					
0	0	22/22						
0	1	22/23	∐ (lino)					
1	0	23/22	H (line)					
1	1	23/23						

^(*)The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.

^(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).



A030DN05 V0 Product Spec	Version	0.2
	Page	42/64

R13:

No.		Register address							MSB	MSB Register data							
NO.	A6	R/W	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)								

CONTRAST_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.		Register address							MSB Register data								
140.	A6	R/W	Α5	Α4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0	
R14	0	0	0	0	1	1	1	0	х	SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Х			SUB-CC	NTRAST	_B(40h)			

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Register address							MSB	MSB Register data								
INO.	A6	R/W	A5	Α4	А3	A2	A 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0		
R15	0	0	0	0	1	1	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	1	0	0	0	1	Х			SUB-BRI	GHTNES	S_B(40h)				

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A030DN05 V0 Product Spec	Version	0.2
	Page	43/64

R21:

No.	Register address								MSB Register data							LSB
NO.	A6	R/W	A5	A 4	А3	A2	A 1	Α0	D7 D6 D5 D4 D3 D2 D1 D0						D0	
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111)				LE	D_ON_R	ATIO (111	1)

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	I_RAT	10	Value
D3	D2	D1	D0	value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	ED_ON	_CYC	LE	Value			
D7	D6	D5	D4	value			
0	0	0	0	1			
0	0	0	1	2			
0	0	1	0	3			
0	0	1	1	4			
0	1	0	0	5			
0	1	0	1	6			
0	1	1	0	7			
0	1	1	1	8(Default)			
1	0	0	0	9			
1	0	0	1	10			
1	0	1	0	11			
1	0	1	1	12			
1	1	0	0	13			
1	1	0	1	14			
1	1	1	0	15			
1	1	1	1	16			



A030DN05 V0 Product Spec	Version	0.2
	Page	44/64



 $16* \texttt{LED_ON_CYCLE} = \texttt{LED_ON_CYCLE} * (\texttt{LED_ON_RATIO} * 16~) + \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_RATIO} * 16) + \texttt{LED_ON_CYCLE} * (16 - \texttt{LED_ON_C$

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128 (HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8*(16-(10/16)*16) = 48(HSYNC) \grave{e} 62.5% on



A030DN05 V0 Product Spec	Version	0.2
	Page	45/64


R48 ~ R79:

R48	3 ~ R79:															
No.		Re	gis	ter	add	Ires	s		MSB			Register	data			LSB
NO.	A6	R/W	A5	A 4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R48	0	0	1	1	0	0	0	0	х	х			GMA_V0	+(100001)		
R49	0	0	1	1	0	0	0	1	х	х			GAM_V3	+(101100)	ı	
R50	0	0	1	1	0	0	1	0	х	х			GMA_V6	+(110100)	1	
R51	0	0	1	1	0	0	1	1	х	х	х		GM	A_V8+(01	101)	
R52	0	0	1	1	0	1	0	0	х	х	х		GMA	4_V11+(01	1011)	
R53	0	0	1	1	0	1	0	1	х	х	х		GMA	A_V15+(10)101)	
R54	0	0	1	1	0	1	1	0	х	х	х	х		GMA_V2	20+(1111)	
R55	0	0	1	1	0	1	1	1	х	х	х	х		GMA_V2	25+(1011)	
R56	0	0	1	1	1	0	0	0	х	х	х	х		GMA_V3	8+(0000)	
R57	0	0	1	1	1	0	0	1	х	х	х	х		GMA_V4	3+(1000)	
R58	0	0	1	1	1	0	1	0	х	х	х		GMA	4_V48+(00)110)	
R59	0	0	1	1	1	0	1	1	х	х	х		GM/	_V52+(01	1001)	
R60	0	0	1	1	1	1	0	0	х	х	х		GMA	A_V55+(0 ⁻	1011)	
R61	0	0	1	1	1	1	0	1	х	х	GMA_V57+(010100)					
R62	0	0	1	1	1	1	1	0	х	х	GMA_V60+(001111)					
R63	0	0	1	1	1	1	1	1	х	х		(GMA_V63	3+(000001)	
R64	1	0	0	0	0	0	0	0	х	х			GMA_V6	3-(100001)	
R65	1	0	0	0	0	0	0	1	x	х			GMA_V6	0-(110000))	
R66	1	0	0	0	0	0	1	0	x	х			GMA_V5	7-(110100)	
R67	1	0	0	0	0	0	1	1	x	х	х		GM	A_V55-(01	100)	
R68	1	0	0	0	0	1	0	0	х	х	х		GM	A_V52-(01	011)	
R69	1	0	0	0	0	1	0	1	х	х	х		GM	A_V48-(00)111)	
R70	1	0	0	0	0	1	1	0	x	х	х	x		GAM_V	13-(1000)	
R71	1	0	0	0	0	1	1	1	x	х	х	x		GMA_V3	88-(0000)	
R72	1	0	0	0	1	0	0	0	x	х	х	x		GMA_V2	25-(1010)	
R73	1	0	0	0	1	0	0	1	x	х	х	x		GMA_V	20-(1111)	
R74	1	0	0	0	1	0	1	0	x	х	х		GAN	M_V15-(10	100)	
R75	1	0	0	0	1	0	1	1	Х	Х	Х		GM	A_V11-(01	010)	
R76	1	0	0	0	1	1	0	0	Х	Х	Х		GM	IA_V8-(01	100)	
R77	1	0	0	0	1	1	0	1	Х	х			GMA_V6	S-(010100)		
R78	1	0	0	0	1	1	1	0	Х	Х	GMA_V3-(001100)					
R79	1	0	0	0	1	1	1	1	Х	х			GMA_V0	-(000001)		

16 adjustable points



A030DN05 V0 Product Spec	Version	0.2
	Page	46/64



R97:

No.	Register address								MSB	MSB Register data					LSB	
NO.	A6	R/W	A 5	A 4	А3	A2	A 1	A0	D7	D6 D5 D4 D3 D2 D1						D0
R97	1	0	1	0	0	0	0	1	Х	Х	Х	Х	Х		Х	GAMMA2.2(0)

GAMMA2.2 setting: Select auto or manual gamma setting

GAMMA setting	Description
1	Manual set gamma by R48~ R79.
0	Auto set to Default Gamma (Close to 2.2).



A030DN05 V0 Product Spec	Version	0.2
	Page	47/64

C. Optical specification (Note 1,Note 2, Note 3)


Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 4
Fall	Tf		-	25	35	ms	
Contrast ratio	CR	At optimized viewing angle	300	400	-		Note 5,6
Viewing angle							
Тор	φн		40	50	-		
Bottom	φL	CR≧10	50	60	-	deg.	Note 7
Left	L		50	60	-		
Right	R		50	60	-		
Brightness *	Y _L	<i>θ</i> =0°	280	350	-	cd/m ²	Note 8,9
Luminance Uniformity			60	70		%	Note 10
White chromaticity	Х	<i>θ</i> =0°	TBD	TBD	TBD		
Trinic dimeniations	Υ	<i>θ</i> =0°	TBD	TBD	TBD		
Red chromaticity	Х	<i>θ</i> =0°					
red chromaticity	Y	<i>θ</i> =0°					
Green chromaticity	Х	<i>θ</i> =0°					
Siceri dilionaliony	Y	<i>θ</i> =0°					
Blue chromaticity	Х	<i>θ</i> =0°					
Dide officinations	Y	<i>θ</i> =0°					

- Note 1. Ambient temperature =25 $^{\circ}$ C.
- Note 2. To be measured in the dark room.
- Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.
- Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



A030DN05 V0 Product Spec	Version	0.2
	Page	48/64



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state Contrast ratio (CR)= -Photo detector output when LCD is at "Black" state

Note 6. White $Vi=V_{i50} \mp 1.5V$

Black Vi=V_{i50} ± 2.0V


"±" Means that the analog input signal swings in phase with COM signal.

" \mp " Means that the analog input signal swings out of phase with COM signal.

 $V_{\rm i50}$: The analog input voltage when transmission is 50% The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.






A030DN05 V0 Product Spec	Version	0.2
	Page	49/64

Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened with driving current under 25mA.

Note 9. Color Filter Arrangement




Note 10. Definition of luminance uniformity

Luminance Uniformity =

Min. Brightness of nine point

Max. Brightness of nine point






A030DN05 V0 Product Spec	Version	0.2
	Page	50/64

D. Reliability test items

No.	Test items	Cond	litions	Remark
1	High temperature storage	Ta= 70°C	240Hrs	Note 1
2	Low temperature storage	Ta= -25°C	240Hrs	
3	High temperature operation	Ta= 60°C	240Hrs	
4	Low temperature operation	Ta= 0°C	240Hrs	
5	High temperature and high humidity	Ta= 60°C. 90% RH	240Hrs	Operation
6	Heat shock	-25°C~60°C/50 cycle	2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4	kV	Note.2, Note 3
8	Vibration	Stoke	: 10~55Hz : 1.5mm : 10~55Hz~10Hz ction of X,Y,Z	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±		Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~2 –6dB/Octave from 20		IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6	surfaces	

Note1: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below





A030DN05 V0 Product Spec	Version	0.2
	Page	51/64

Note 3. ESD testing method.

1. Ambient: 24~26°C, 56~65%RH

2. Instruments:NoisekenESS-2000,

3. Operation System: "CX40FL-B" and adapter "A030DN01 VD"


4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:

a. Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge: $150pF(330\Omega)$ 1sec, 5 points, 10 times/point

6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.



A030DN05 V0 Product Spec	Version	0.2
	Page	52/64


E. Packing form





A030DN05 V0 Product Spec	Version	0.2
	Page	53/64

F. Outline dimension






A030DN05 V0 Product Spec	Version	0.2
	Page	54/64

G. Application note

1. Application circuit

1.1 With internal LED driver circuit




Note1: Use internal LED driver must set R5[1](SHDB1)= "1".



A030DN05 V0 Product Spec	Version	0.2
	Page	55/64

1.2 With external LED driver circuit



Note3: Use external LED driver must set R5[1](SHDB1)= "0".




A030DN05 V0 Product Spec	Version	0.2
	Page	56/64

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.




Power on sequence



A030DN05 V0 Product Spec	Version	0.2
	Page	57/64

2.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.







A030DN05 V0 Product Spec	Version	0.2
	Page	58/64

3. Recommended power on/off serial command settings

3.1 UPS051

POWER ON









A030DN05 V0 Product Spec	Version	0.2
	Page	59/64

3.2 UPS052 320 mode

POWER ON









A030DN05 V0 Product Spec	Version	0.2
	Page	60/64

3.3 UPS052 360 mode

POWER ON









A030DN05 V0 Product Spec	Version	0.2
	Page	61/64

3.4 CCIR656

POWER ON








A030DN05 V0 Product Spec	Version	0.2
	Page	62/64

3.5 YUV 720

POWER ON






A030DN05 V0 Product Spec	Version	0.2
	Page	63/64

3.6 YUV 640

POWER ON






A030DN05 V0 Product Spec	Version	0.2
	Page	64/64

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:



5. Non gamma 2.2 curve command setting notice

Since the LCD display is non gamma2.2 curve application, others gamma curve application must be follow Fig.12 sequence during power on.

VDD Ist V sync 2nd V sync 3rd Vsync 4th V sync 5th V sync 6th Vsync Vsync Other Registers Without Other registers R48--R79,R97 setting Gamma Register (R48-R79,R97) Gamma registers setting

Fig. 12 LCD non gamma2.2 curve serial command setting notice

Note 1: Under different input timing, other registers setting please follow section "Recommended power on/off serial command settings".