# SPECIFICATION FOR APPROVAL

( ) Preliminary Spec
----------------------

## (♦) Final Specification

Title	15.6" HD+ TFT LCD
Title	

Customer	Dell
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP156WD1
Suffix	TLA1

<sup>\*</sup>When you obtain standard approval, please use the above model name without suffix

APPROVED BY	SIGNATURE			
1				
Please return 1 copy for your confirmation with your signature and comments.				

APPROVED BY	SIGNATURE				
G. J. Kwon / S.Manager	Cem				
REVIEWED BY					
S. R. Kim / Manager	1/10				
PREPARED BY					
S. J. Baek / Engineer					
Products Engineering Dept.					

LG Display Co., Ltd

3/10

Ver. 1.0 Mar. 9, 2009 1 / 30



## Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6
3-2	INTERFACE CONNECTIONS	7
3-3	LVDS SIGNAL TIMING SPECIFICATION	8-9
3-3	SIGNAL TIMING SPECIFICATIONS	10
3-4	SIGNAL TIMING WAVEFORMS	10
3-5	COLOR INPUT DATA REFERNECE	11
3-6	POWER SEQUENCE	12
4	OPTICAL SFECIFICATIONS	13-15
5	MECHANICAL CHARACTERISTICS	16-19
Α	APPENDIX. LPL PROPOSAL FOR SYSTEM COVER DESIGN	20-22
6	RELIABLITY	23
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	24
7-2	EMC	24
8	PACKING	
8-1	DESIGNATION OF LOT MARK	25
8-2	PACKING FORM	25
9	PRECAUTIONS	26-27
Α	APPENDIX. Enhanced Extended Display Identification Data	28-30



## **RECORD OF REVISIONS**

Revision No	Revision Date	Page	Description	EDID ver
0.0	Jun. 07. 2008	-	First Draft (Preliminary Specification)	0.0
0.1	Feb. 25. 2009	4	Update General Features	
		6	Update ELECTRICAL CHARACTERISTICS	
		7	Update CONNECTOR PIN CONFIGURATION (1, 34)	
		10	Update Timing Specifications	
		12	Update Power Sequence	
		14	Update Gray scale	
		17~19	Update Mechanical Dimension	
		28~30	Update EEDID	0.2
1.0	Mar. 9, 2009	-	Final Draft	
		13	Update Color Coordinates	
		17~19	Update Mechanical Dimension	
		28~30	Update EEDID	1.0




#### 1. General Description

The LP156WD1 is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 15.6 inches diagonally measured active display area with HD resolution(900 vertical by 1600 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.

The LP156WD1 has been designed to apply the interface method that enables low power, high speed, low EMI.

The LP156WD1 is intended to support applications where thin thickness, low power are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP156WD1 characteristics provide an excellent flat display for office automation products such as Notebook PC.



#### **General Features**

Active Screen Size	15.6 inches diagonal
Outline Dimension	359.3(H, typ.) × 209.5(V, typ.) × 5.7(D,max) [mm]
Pixel Pitch	0.2151 mm x 0.2151 mm
Pixel Format	1600 horiz. By 900 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	250 cd/m <sup>2</sup> (Typ.5 point)
Power Consumption	Total 5.73 Watt(Typ.) @ LCM circuit 1.5 Watt(Typ.), B/L (W/O LED Driver) 4.23 Watt(Typ.)
Weight	460g (Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Hard Coating(3H), Glare treatment of the front polarizer
RoHS Comply	Yes

Ver. 1.0 Mar. 9, 2009 4 / 30



## 2. Absolute Maximum Ratings


The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Val	ues	Units	Notes	
Parameter	Symbol	Min	Max	Offics	Notes	
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 ± 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Note: 1. Temperature and relative humidity range are shown in the figure below.

Wet bulb temperature should be 39°C Max, and no condensation of water.



Ver. 1.0 Mar. 9, 2009 5 / 30



## 3. Electrical Specifications

#### 3-1. Electrical Characteristics

The LP156WD1 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.

Table 2. ELECTRICAL CHARACTERISTICS

	Oursels at	Values			1.1	
Parameter	Symbol	Min	Тур	Max	Unit	Notes
LOGIC:						
Power Supply Input Voltage	VCC	3.0	3.3	3.6	V <sub>DC</sub>	1
Power Supply Input Current	I <sub>cc</sub>	-	455	515	mA	1
Power Consumption	Pc	-	1.5	1.7	Watt	
Power Supply Inrush Current	Icc_p	-	-	1500	mA	
Differential Impedance	Zm	90	100	110	Ohm	2
BACKLIGHT : ( W/O LED Driver)						
LED Power Input Voltage	VLED	7.0	[	20.0	V	
LED Power Input Current	ILED	-	-	-	mA	3
LED Power Consumption	PLED	-	4.23	4.47	W	3
LED Power Inrush Current	ILED_P	-	-	2000	mA	
PWM Dimming (Duty) Ratio	-	12.5	-	100	%	4
PWM Impedance	ZPWM	20	40	60	<b>k</b> Ω	
PWM Frequency	Fрwм	200	-	1000	Hz	5
PWM High Level Voltage	V <sub>PWM_H</sub>	3.0	3.3	5.3	V	
PWM Low Level Voltage	V <sub>PWM_L</sub>	0	-	0.5	V	
LED_EN High Voltage V <sub>LED_</sub>		3.0	3.3	5.3	V	
LED_EN Low Voltage	$V_{LED\_EN\_L}$	0	[ <del>.</del>	0.5	V	
Life Time		15,000	-	-	Hrs	6

#### Note)

- 1. The specified Icc current and power consumption are under the Vcc = 3.3V , 25°C, fv = 60Hz condition whereas Mosaic pattern is displayed and fv is the frame frequency.
- 2. This impedance value is needed to proper display and measured form LVDS Tx to the mating connector.
- 3. The specified LED current and power consumption are under the Vled = 12.0V,  $25^{\circ}$ C, Dimming of Max luminance whereas White pattern is displayed and fv is the frame frequency.
- 4. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 5. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 6. The life time is determined as the sum of the continuous operation time at which brightness of LCD at the typical LED current is 50% compare to that of minimum value specified in table 9 under general user condition.

Ver. 1.0 Mar. 9, 2009 6 / 30



### 3-2. Interface Connections

This LCD employs one interface connections, a 40 pin connector is used for the module electronics interface and LED Driver.

The electronics interface connector is a model 20455-040E-0x manufactured by I-PEX.


Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)

1	Pin	Symbol	Description	Notes
3	1	NC	Reserved ( connector test )	
1, Interface chips	2	VCC	Power Supply, 3.3V Typ.	
BIST	3	VCC	Power Supply, 3.3V Typ.	
5   BIST   Built-In Self Test   DioC Clock   DioC Cloc	4	V EEDID	DDC 3.3V power	1 Interfece chine
6	5	BIST	Built-In Self Test	
8	6	Clk EEDID	DDC Clock	
8 Odd_RinO+ Negative LVDS differential data input 9 Odd_RinO+ Positive LVDS differential data input 10 VSS1 Ground 2.1 LCD :20455-040E-0x, I-PEX or its compatibles 11 Odd_Rin1+ Negative LVDS differential data input 12 Odd_Rin1+ Positive LVDS differential data input 13 VSS2 Ground 2.2 Mating: 20453-040T-0x, I-PEX or equivalent. 14 Odd_Rin2+ Negative LVDS differential data input 15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_CikIN+ Negative LVDS differential data input 18 Odd_CikIN+ Negative LVDS differential clock input 19 VSS4 Ground 20 Even_RinO- Negative LVDS differential data input 21 Even_RinO+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1+ Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS8 Ground 26 Even_Rin2+ Positive LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_Rin1+ Negative LVDS differential data input 29 Even_Rin2+ Positive LVDS differential data input 30 Even_Rin2+ Positive LVDS differential data input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V)	7	DATA EEDID	DDC Data	
9	8	Odd_Rin0-	Negative LVDS differential data input	·
11 Odd_Rin1 - Negative LVDS differential data input 12 Odd_Rin1 + Positive LVDS differential data input 13 VSS2 Ground 14 Odd_Rin2 - Negative LVDS differential data input 15 Odd_Rin2 - Negative LVDS differential data input 16 VSS3 Ground 17 Odd_CiklN - Negative LVDS differential data input 18 Odd_CiklN - Negative LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0 - Negative LVDS differential data input 21 Even_Rin0 + Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1 - Negative LVDS differential data input 24 Even_Rin1 + Negative LVDS differential data input 25 VSS6 Ground 26 Even_Rin2 - Negative LVDS differential data input 27 Even_Rin2 + Positive LVDS differential data input 28 VSS7 Ground 29 Even_Rin2 + Positive LVDS differential data input 29 Even_Rin2 + Positive LVDS differential data input 30 Even_CiklN + Positive LVDS differential data input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	9	Odd_Rin0+	Positive LVDS differential data input	·
11 Odd_Rin1 + Positive LVDS differential data input 12 Odd_Rin1 + Positive LVDS differential data input 13 VSS2 Ground 14 Odd_Rin2 + Positive LVDS differential data input 15 Odd_Rin2 + Positive LVDS differential data input 16 VSS3 Ground 17 Odd_CiklN + Positive LVDS differential data input 18 Odd_CiklN + Positive LVDS differential dock input 19 VSS4 Ground 20 Even_Rin0 - Negative LVDS differential data input 21 Even_Rin0 + Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1 - Negative LVDS differential data input 24 Even_Rin1 + Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2 - Negative LVDS differential data input 27 Even_Rin2 + Positive LVDS differential data input 28 VSS7 Ground 29 Even_CiklN - Negative LVDS differential data input 30 Even_CiklN - Positive LVDS differential data input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	10	VSS1	Ground	
12 Odd_Rin1+ Positive LVDS differential data input 13 VSS2 Ground 14 Odd_Rin2- Negative LVDS differential data input 15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_ClkiN+ Negative LVDS differential clock input 18 Odd_ClkiN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1+ Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2+ Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkiN- Negative LVDS differential data input 30 Even_ClkiN- Negative LVDS differential data input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	11	Odd_Rin1-	Negative LVDS differential data input	· · · · · · · · · · · · · · · · · · ·
14 Odd_Rin2— Negative LVDS differential data input 15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_ClkIN- Negative LVDS differential clock input 18 Odd_ClkIN- Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0- Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1- Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential data input 30 Even_ClkIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	12	Odd_Rin1+	Positive LVDS differential data input	2.2 Mating : 20453-040T-0x, I-PEX
15 Odd_Rin2+ Positive LVDS differential data input 16 VSS3 Ground 17 Odd_ClkIN- Negative LVDS differential clock input 18 Odd_ClkIN- Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V)	13	VSS2	Ground	·
16	14	Odd_Rin2-	Negative LVDS differential data input	2.3 Connector pin arrangement
17 Odd_CIKIN- Negative LVDS differential clock input 18 Odd_CIKIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_RinO- Negative LVDS differential data input 21 Even_RinO+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1+ Positive LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CIKIN- Negative LVDS differential data input 30 Even_CIKIN- Negative LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	15	Odd_Rin2+	Positive LVDS differential data input	40 1
18 Odd_ClkIN+ Positive LVDS differential clock input 19 VSS4 Ground 20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin1- Negative LVDS differential data input 27 Even_Rin2- Negative LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential data input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	16	VSS3	Ground	<u>           </u>
19	17	Odd_ClkIN-	Negative LVDS differential clock input	
20 Even_Rin0- Negative LVDS differential data input 21 Even_Rin0+ Positive LVDS differential data input 22 VSS5 Ground 23 Even_Rin1- Negative LVDS differential data input 24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CikIN- Negative LVDS differential data input 30 Even_CikIN- Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved ( connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	18	Odd_ClkIN+	Positive LVDS differential clock input	
21   Even_RinO+   Positive LVDS differential data input		VSS4	Ground	[LCD Module Rear View]
22    VSS5		Even_Rin0-	Negative LVDS differential data input	
Even_Rin1		Even_Rin0+	Positive LVDS differential data input	
24 Even_Rin1+ Positive LVDS differential data input 25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)		VSS5	Ground	
25 VSS6 Ground 26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved ( connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)		Even_Rin1-	Negative LVDS differential data input	
26 Even_Rin2- Negative LVDS differential data input 27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_CIkIN- Negative LVDS differential clock input 30 Even_CIkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved ( connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)			Positive LVDS differential data input	
27 Even_Rin2+ Positive LVDS differential data input 28 VSS7 Ground 29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved ( connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)		VSS6	Ground	
28         VSS7         Ground           29         Even_ClkIN-         Negative LVDS differential clock input           30         Even_ClkIN+         Positive LVDS differential clock input           31         VLED_GND         LED Ground           32         VLED_GND         LED Ground           33         VLED_GND         LED Ground           34         NC         Reserved ( connector test )           35         BLIM         PWM for Luminance control           36         BL_On         Backlight On/Off Control           37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)		Even_Rin2-		
29 Even_ClkIN- Negative LVDS differential clock input 30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved ( connector test ) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)		Even_Rin2+	Positive LVDS differential data input	
30 Even_ClkIN+ Positive LVDS differential clock input 31 VLED_GND LED Ground 32 VLED_GND LED Ground 33 VLED_GND LED Ground 34 NC Reserved (connector test) 35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)				
31         VLED_GND         LED Ground           32         VLED_GND         LED Ground           33         VLED_GND         LED Ground           34         NC         Reserved ( connector test )           35         BLIM         PWM for Luminance control           36         BL_On         Backlight On/Off Control           37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)				
32         VLED_GND         LED Ground           33         VLED_GND         LED Ground           34         NC         Reserved ( connector test )           35         BLIM         PWM for Luminance control           36         BL_On         Backlight On/Off Control           37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)				
33         VLED_GND         LED Ground           34         NC         Reserved (connector test)           35         BLIM         PWM for Luminance control           36         BL_On         Backlight On/Off Control           37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)	31	VLED_GND	LED Ground	
34         NC         Reserved ( connector test )           35         BLIM         PWM for Luminance control           36         BL_On         Backlight On/Off Control           37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)	32	VLED_GND	LED Ground	
35 BLIM PWM for Luminance control 36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	33	VLED_GND	LED Ground	
36 BL_On Backlight On/Off Control 37 NC No Connection 38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	34	NC	Reserved ( connector test )	
37         NC         No Connection           38         VLED         LED Power Supply (7V-20V)           39         VLED         LED Power Supply (7V-20V)	35	BLIM	PWM for Luminance control	
38 VLED LED Power Supply (7V-20V) 39 VLED LED Power Supply (7V-20V)	36	BL_On	Backlight On/Off Control	
39 VLED LED Power Supply (7V-20V)	37	NC	No Connection	
<u> </u>	38	VLED	LED Power Supply (7V-20V)	
40 VIED VIED VIED Comple (71/ 201/)	39	VLED	LED Power Supply (7V-20V)	
40   VLED   LED Power Supply (7V-20V)	40	VLED	LED Power Supply (7V-20V)	




## 3-3. LVDS Signal Timing Specifications

## 3-3-1. DC Specification



Description	Symb ol	Min	Max	Unit	Notes
LVDS Differential Voltage	V <sub>ID</sub>	100	600	mV	-
LVDS Common mode Voltage	V <sub>CM</sub>	0.6	1.8	V	-
LVDS Input Voltage Range	V <sub>IN</sub>	0.3	2.1	V	-


## 3-3-2. AC Specification




Description	Symbol	Min	Max	Unit	Notes
LVDS Clock to Data Skow Margin	t <sub>SKEW</sub>	- 400	+ 400	ps	85MHz > Fclk ≥ 65MHz
LVDS Clock to Data Skew Margin	t <sub>SKEW</sub>	- 600	+ 600	ps	65MHz > Fclk ≥ 25MHz
LVDS Clock to Clock Skew Margin (Even to Odd)	t <sub>SKEW_EO</sub>	- 1/7	+ 1/7	T <sub>clk</sub>	-
Maximum deviation of input clock frequency during SSC	F <sub>DEV</sub>	-	± 3	%	-
Maximum modulation frequency of input clock during SSC	F <sub>MOD</sub>	-	200	KHz	-

Ver. 1.0 Mar. 9, 2009 8 / 30






< Clock skew margin between channel >



< Spread Spectrum >

### 3-3-3. Data Format

### 1) LVDS 2 Port



< LVDS Data Format >

Condition: VCC =3.3V

10/30



## **Product Specification**

## 3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of LVDS Tx/Rx for its proper operation.

**Table 6. TIMING TABLE** 

ITEM	Symbol		Min	Тур	Max	Unit	Note
DCLK	Frequency	f <sub>CLK</sub>	-	48.875	-	MHz	LVDS 2 port
	Period	t <sub>HP</sub>	840	880	918		
Hsync	ync Width Width-Active		16	16	16	tCLK	
			800	800	800		
	Period	t <sub>VP</sub>	910	926	960		
Vsync	Width	t <sub>wv</sub>	5	5	5	tHP	
	Width-Active	t <sub>WVA</sub>	900	900	900		
	Horizontal back porch	t <sub>HBP</sub>	16	40	62	+CLV	
Data	Horizontal front porch		8	24	40	tCLK	
Enable	Vertical back porch	t <sub>VBP</sub>	4	18	34	+UD	
	Vertical front porch	t <sub>VFP</sub>	1	3	21	tHP	

## 3-5. Signal Timing Waveforms

Ver. 1.0

High: 0.7VCC Data Enable, Hsync, Vsync Low: 0.3VCC 0.5 Vcc **DCLK**  $t_{HP}$ Hsync **t**WHA  $t_{HFP}$  $t_{HBP}$ Data Enable  $t_{VP}$ Vsync  $t_{VFP}$ twva  $t_{VBP}$ Data Enable

Mar. 9, 2009



## 3-6. Color Input Data Reference


The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 7. COLOR DATA REFERENCE

									Inp	ut Co	olor D	ata							
	Color			RE	D					GRE	EN					BL	UE		
`	50101	MSE	3					MSE	3				LSB	MSE	3				LSB
		R 5	R 4	R 3	R 2	R 1	R 0	G 5	G 4	G 3	G 2	G 1	G 0	B 5	B 4	В3	B 2	B 1	В0
	Black	0	0	0		0	0	0	0	0		0	0	0	0	0		0	0
	Red	1	1	1	. 1	. 1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	. 1			1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																	 		
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN																	 		
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	 0	0	0	 0	0	0		·····  1
BLUE											 						 		
	BLUE (62)	0	0	0	0		0	0	0		0	 0	0	1	 1	1	1	 1	
	BLUE (63)	0	0					 0	0		o	ٽ 0	0		 1	1		 1	ٽ
	1 (00)			-				L					-			•	•	•	



### 3-7. Power Sequence



**Table 6. POWER SEQUENCE TABLE** 

	·			
Parameter		Value		Units
Parameter	Min.	Тур.	Max.	Offics
T <sub>1</sub>	0.5	-	10	ms
T <sub>2</sub>	0	-	50	ms
T <sub>3</sub>	0	-	50	ms
T <sub>4</sub>	400	-	-	ms
T <sub>5</sub>	200	-	-	ms
T <sub>6</sub>	200	-	-	ms
T <sub>7</sub>	3	•	10	ms
T <sub>8</sub>	10	-	-	ms
T <sub>9</sub>	0	-	-	ms
T <sub>10</sub>	0	-	-	ms
T <sub>11</sub>	10	-	-	ms

#### Note)

- 1. Valid Data is Data to meet "3-3. LVDS Signal Timing Specifications"
- 2. Please avoid floating state of interface signal at invalid period.
- 3. When the interface signal is invalid, be sure to pull down the power supply for LCD VCC to 0V.
- 4. LED power must be turn on after power supply for LCD and interface signal are valid.




## 4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 30 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of  $\Phi$  and  $\Theta$  equal to  $0^{\circ}$ .

FIG. 1 presents additional information concerning the measurement equipment and method.

FIG. 1 Optical Characteristic Measurement Equipment and Method



**Table 9. OPTICAL CHARACTERISTICS** 

Ta=25°C, VCC=3.3V, fv=60Hz,  $f_{CLK}=48.875MHz$ ,  $I_{LED}=20mA$ 

_			Values		, olk	,
Parameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio	CR	500	-	-		1
Surface Luminance, white	L <sub>WH</sub>	230	250		cd/m <sup>2</sup>	2
Luminance Variation	$\delta_{\text{WHITE}}$	-	1.4	1.6	]	3
Response Time	$\mathrm{Tr}_{\mathrm{R}}$ + $\mathrm{Tr}_{\mathrm{D}}$	-	8	-	ms	4
Color Coordinates					]	
RED	RX	0.587	0.617	0.647	1	
	RY	0.319	0.349	0.379		
GREEN	GX	0.284	0.314	0.344	[	
	GY	0.567	0.597	0.627		
BLUE	BX	0.121	0.151	0.181	[	
	BY	0.027	0.057	0.087		
WHITE	WX	0.283	0.313	0.343		
	WY	0.299	0.329	0.359	<u> </u>	
Viewing Angle					<u> </u>	5
x axis, right(Φ=0°)	Θr	60	-	-	degree	
x axis, left (Φ=180°)	Θl	60	-	- 	degree	
y axis, up (Φ=90°)	Θu	50	-	-	degree	
y axis, down (Φ=270°)	Θd	50	-	-	degree	
Gray Scale						6

Ver. 1.0 Mar. 9, 2009 13 / 30



#### Note)

1. Contrast Ratio(CR) is defined mathematically as

Surface Luminance with all white pixels

Contrast Ratio =

Surface Luminance with all black pixels

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

$$L_{WH} = Average(L_1, L_2, ... L_5)$$

3. The variation in surface luminance , The panel total variation ( $\delta_{WHITE}$ ) is determined by measuring L<sub>N</sub> at each test position 1 through 13 and then defined as followed numerical formula. For more information see FIG 2.

$$\delta_{\text{ WHITE}} = \frac{\text{Maximum}(\mathsf{L}_{1}, \mathsf{L}_{2}, \, \dots \, \mathsf{L}_{13})}{\text{Minimum}(\mathsf{L}_{1}, \mathsf{L}_{2}, \, \dots \, \mathsf{L}_{13})}$$

- 4. Response time is the time required for the display to transition from white to black (rise time, Tr<sub>R</sub>) and from black to white(Decay Time, Tr<sub>D</sub>). For additional information see FIG 3.
- 5. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.
- 6. Gray scale specification

\* 
$$f_V = 60Hz$$


Gray Level	Luminance [%] (Typ)
LO	0
L7	1.00
L15	4.25
L23	10.90
L31	21.01
L39	34.82
L47	52.49
L55	86.56
L63	100

Ver. 1.0 Mar. 9, 2009 14 / 30





#### FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>



The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





Ver. 1.0 Mar. 9, 2009 15 / 30



### 5. Mechanical Characteristics


The contents provide general mechanical characteristics for the model LP156WD1. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal	359.3 ± 0.5mm
Outline Dimension	Vertical	209.5 ± 0.5mm
	Thickness	5.7mm (max)
Bezel Area	Horizontal	349.8 ± 0.5mm
Dezei Alea	Vertical	197.1 ± 0.5mm
Active Display Area	Horizontal	344.16 ± 0.3 mm
Active Display Area	Vertical	193.59 ± 0.3 mm
Weight	460g (Max.)	
Surface Treatment	Hard Coating(3H), Glare treatment	of the front polarizer



<FRONT VIEW>

Note) Unit:[mm], General tolerance:  $\pm$  0.5mm









<REAR VIEW>

Note) Unit:[mm], General tolerance:  $\pm \ 0.5 \text{mm}$ 





### [ DETAIL DESCRIPTION OF SIDE MOUNTING SCREW ]




- \* Mounting Screw Length (A) = 2.0(Min) / 2.5(Max)
- \* Mounting Screw Hole Depth (B) = 2.5(Min)
- \* Mounting hole location: 3.10(typ.)
- \* Torque : 2.0 kgf.cm(Max)

(Measurement gauge: torque meter)

Notes: 1. Screw plated through the method of non-electrolytic nickel plating is preferred to reduce possibility that results in vertical and/or horizontal line defect due to the conductive particles from screw surface.




### LPL Proposal for system cover design.(Appendix)






## LPL Proposal for system cover design.





## LPL Proposal for system cover design.





## 6. Reliability

#### **Environment test condition**

No.	Test Item	Conditions
1	High temperature storage test	Ta= 60°C, 240h
2	Low temperature storage test	Ta= -20°C, 240h
3	High temperature operation test	Ta= 50°C, 50%RH, 240h
4	Low temperature operation test	Ta= 0°C, 240h
5	Vibration test (non-operating)	Sine wave, 10 ~ 500 ~ 10Hz, 1.5G, 0.37oct/min 3 axis, 1hour/axis
6	Shock test (non-operating)	Half sine wave, 180G, 2ms one shock of each six faces(I.e. run 180G 2ms for all six faces)
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr

<sup>{</sup> Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.

Ver. 1.0 Mar. 9, 2009 23 / 30



#### 7. International Standards

#### 7-1. Safety

a) UL 60950-1:2003, First Edition, Underwriters Laboratories, Inc.,

Standard for Safety of Information Technology Equipment.

b) CAN/CSA C22.2, No. 60950-1-03 1st Ed. April 1, 2003, Canadian Standards Association,

Standard for Safety of Information Technology Equipment.

c) EN 60950-1:2001, First Edition,

European Committee for Electrotechnical Standardization(CENELEC)

European Standard for Safety of Information Technology Equipment.

#### 7-2. EMC

- a) ANSI C63.4 "Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHz. "American National Standards Institute(ANSI), 1992
- b) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." International Special Committee on Radio Interference.
- c) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment." European Committee for Electrotechnical Standardization.(CENELEC), 1998 (Including A1: 2000)

Ver. 1.0 Mar. 9, 2009 24 / 30



## 8. Packing

## 8-1. Designation of Lot Mark

a) Lot Mark

A   B   C   D   E   F   G   H   I   J   K   L	А	В	С	D	Е	F	G	Н	I	J	К	L	М
---	---	---	---	---	---	---	---	---	---	---	---	---	---

A,B,C : SIZE(INCH) D : YEAR

E: MONTH F ~ M: SERIAL NO.

#### Note

#### 1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

#### 2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

#### b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

## 8-2. Packing Form

a) Package quantity in one box: 20 pcs

b) Box Size: 482 x 390 x 275

Ver. 1.0 Mar. 9, 2009 25 / 30



#### 9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

#### 9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth.(Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.

#### 9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage :  $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.0 Mar. 9, 2009 26 / 30



#### 9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

#### 9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

#### 9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.

  It is recommended that they be stored in the container in which they were shipped.

#### 9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
  - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

Ver. 1.0 Mar. 9, 2009 27 / 30



# APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 1/3

## EDID Data for Dell \_LP156WD1-TLA1\_ 1.0

2009.03.03

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	0	00	Header	00	00000000
Header	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
	3	03	Header	FF	11111111
	4	04	Header	FF	11111111
	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
	7	07	Header	00	00000000
	8	08	EISA manufacture code ( 3 Character ID ) LGD	30	00110000
	9	09	EISA manufacture code (Compressed ASC II )	E4	11100100
	10	0A	Panel Supplier Reserved - Product Code 020Ch	0C	00001100
inci	11	0B	(Hex. LSB first)	02	00000010
rod	12	0C	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
'Pı	13	0D	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
Vendor / Product	14	0E	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
ndc	15	0F	LCD Module Serial No - Preferred but Optional ("0" If not used)	00	00000000
Vei	16	10	Week of Manufacture 00 weeks	00	00000000
	17	11	Year of Manufacture 2009 years	13	00010011
	18	12	EDID structure version # = 1	01	00000001
	19	13	EDID revision # = 3	03	00000011
	20	14	Video input Definition = Digital signal, 6 bit _ Dell only	90	10010000
Display	21	15	Max H image size (Rounded cm) = 35 cm	23	00100011
isp	22	16	Max V image size (Rounded cm) = 19 cm	13	00010011
Ď	23	17	Display gamma = (gamma*100)-100 = Example:(2.2*100)-100=120 = 2.2 Gamma Feature Support (no_DPMS, no_Active Off/Very Low Power, RGB color display, 1 iming BLK 1,no_	78	01111000
	24	18	CTE/	0A	00001010
	25	19	Red/Green Low Bits (RxRy/GxGy)	1B	00011011
**	26	1A	Blue/White Low Bits (BxBy/WxWy)	E5	11100101
Vendor / Product	27	1B	Red X	9E	10011110
roc	28	1C	Red Y Ry = 0.349	59	01011001
/ <b>P</b>	29	1D	Green X Gx = 0.314	50	01010000
lor	30	1E	Green Y Gy = 0.597	98	10011000
na	31	1F	Blue X Bx = 0.151	26	00100110
Ze Ze	32	20	Blue Y By = 0.057 White X Wx = 0.313	0E	00001110
				50	01010000
	34	22	White Y Wy = 0.329  Established timing 1 (00h if not used)	54	
abl ed	35 36	23	Established timing 1 (00h if not used)  Established timing 2 (00h if not used)	00	0000000
Establ	37	25	Established timing 2 (00h if not used)  Manufacturer's timings (00h if not used)	00	0000000
	38			01	00000001
	39	26 27	Standard timing ID1 (01h if not used) Standard timing ID1 (01h if not used)	01	00000001
	40	28	Standard timing ID2 (01h if not used) Standard timing ID2 (01h if not used)	01	00000001
	41	29	Standard timing ID2 (01h if not used)	01	00000001
	42	2A	Standard timing ID3 (01h if not used)	01	0000001
; ID	43	2B	Standard timing ID3 (01h if not used)	01	00000001
ing	44	2C	Standard timing ID4 (01h if not used)	01	00000001
ïm	45	2D	Standard timing ID4 (01h if not used)	01	00000001
I F	46	2E	Standard timing ID5 (01h if not used)	01	00000001
are	47	2F	Standard timing ID5 (01h if not used)	01	00000001
ınd	48	30	Standard timing ID6 (01h if not used)	01	00000001
Standard Timing	49	31	Standard timing ID6 (01h if not used)	01	00000001
	50	32	Standard timing ID7 (01h if not used)	01	00000001
	51	33	Standard timing ID7 (01h if not used)	01	00000001
	52	34	Standard timing ID8 (01h if not used)	01	00000001
	53	35	Standard timing ID8 (01h if not used)	01	00000001



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 2/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	54	36	Pixel Clock/10,000 (LSB) 97.75 MHz @ 60Hz	2F	00101111
Timing Descriptor #1	55	37	Pixel Clock/10,000 (MSB)	26	00100110
	56	38	Horizontal Active (lower 8 bits) 1600 Pixels	40	01000000
	57	39	Horizontal Blanking(Thp-HA) (lower 8 bits) 160 Pixels	A0	10100000
	58	3A	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	60	01100000
	59	3B	Vertical Avtive 900 Lines	84	10000100
	60	3C	Vertical Blanking (Tvp-HA) (DE Blanking typ.for DE only panels) 26 Lines	1A	00011010
	61	3D	Vertical Active : Vertical Blanking (Tvp-HA) (upper 4:4bits)	30	00110000
	62	3E	Horizontal Sync. Offset (Thfp) 48 Pixels	30	00110000
	63	3F	Horizontal Sync Pulse Width (HSPW) 32 Pixels	20	00100000
	64	40	Vertical Sync Offset(Tvfp): Sync Width (VSPW) 3 Lines: 5 Lines	35	00110101
	65	41	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
im.	66	42	Horizontal Image Size (mm) 345 mm	59	01011001
1	67	43	Vertical Image Size (mm) 194 mm	C2	11000010
	68	44	Horizontal Image Size / Vertical Image Size	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate (Vsync_NEG, Hsync_POS), DE only note: LSB is set to '1' if panel is DE-timing only. H/V can be ignored.	1B	00011011
	72	48	Pixel Clock/10,000 (LSB) 97.75 MHz @ 60Hz	2F	00101111
	73	49	Pixel Clock/10,000 (MSB)	26	00100110
	74	4A	Horizontal Active (lower 8 bits) 1600 Pixels	40	01000000
	75	4B	Horizontal Blanking(Thp-HA) (lower 8 bits) 160 Pixels	A0	10100000
	76	4C	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	60	01100000
2	77	4D	Vertical Avtive 900 Lines	84	10000100
ır #	78	4E	Vertical Blanking (Tvp-HA) (DE Blanking typ.for DE only panels) 26 Lines	1A	00011010
ptc	79	4F	Vertical Active : Vertical Blanking (Tvp-HA) (upper 4:4bits)	30	00110000
cri	80	50	Horizontal Sync. Offset (Thfp) 48 Pixels	30	00110000
Timing Descriptor #2	81	51	Horizontal Sync Pulse Width (HSPW) 32 Pixels	20	00100000
$g_I$	82	52	Vertical Sync Offset(Tvfp): Sync Width (VSPW) 3 Lines: 5 Lines	35	00110101
uin	83	53	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
Tün	84	54	Horizontal Image Size (mm) 345 mm	59	01011001
• • •	85	55	Vertical Image Size (mm) 194 mm	C2	11000010
	86	56	Horizontal Image Size / Vertical Image Size	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate (Vsync_NEG, Hsync_POS), DE only note: LSB is set to '1' if panel is DE-timing only. H/V can be ignored.	1B	00011011
	90	5A	Flag	00	00000000
	91	5B	Flag	00	00000000
	92	5C	Flag	00	00000000
	93	5D	Data Type Tag : Alphanumeric Data String (ASCII String)	FE	111111110
8	94	5E	Flag	00	00000000
#	95	5F	Dell P/N 1st Character = D	44	01000100
tor	96 97	60	Dell P/N 2nd Character = 9     Dell P/N 3rd Character = 9	39	00111001
ïi	98	61		39	00111001
esc	98		Dell P/N 4th Character = 8  Dell P/N 5th Character = K	38 4B	00111000 01001011
D	100	63	EDID Revision Build Name = MP(X-Build), Revision # = A00		
ing	100	64		80	10000000 00110001
Timing Descriptor #	101		Manufacturer P/N =         1           Manufacturer P/N =         5	35	00110101
	102	66	Manufacturer P/N = 5  Manufacturer P/N = 6		00110101
	103	67 68	Manufacturer P/N = W	36 57	01010111
	105	69	Manufacturer P/N = D	44	01000100
	106	6A	Manufacturer P/N = 1	31	00110001
	107	6B		e 0Ah <b>04</b> rema	
	107	0D	Ivianui acturer 1/19(11/13 Grai> O/Ari, then terminate with ASC II COC	ozui <b>ga</b> rema	mnganana 2



## APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
Timing Descriptor #4	108	6C	Flag	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Flag	00	00000000
	111	6F	Data Type Tag: Descriptor Defined by manufacturer	00	00000000
	112	70	Flag	00	00000000
	113	71	SMBUS Value(Step #1) = 10 nits	00	00000000
	114	72	SMBUS Value(Step #2) = 17 nits	00	00000000
	115	73	SMBUS Value(Step #3) = 24 nits	00	00000000
	116	74	SMBUS Value(Step #4) = 30 nits	00	00000000
	117	75	SMBUS Value(Step #5) = 60 nits	00	00000000
	118	76	SMBUS Value(Step #6) = 100 nits	00	00000000
	119	77	SMBUS Value(Step #7) = 160 nits	00	00000000
	120	78	SMBUS Value(Step #8) = 220 nits (Typically = FFh, Max nits)	00	00000000
	121	79	Dual LVDS, No RTC, No VIC support	02	00000010
	122	7A	BIST support	01	00000001
	123	7B	(If<13 char> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	0A	00001010
	124	7C	(If<13 char> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	20	00100000
	125	7D	(If<13 char> 0Ah, then terminate with ASC II code 0Ah,set remaining char = 20h)	20	00100000
Checksum	126	7E	Extension flag (# of optional 128 panel ID extension block to follow, Typ = 0)	00	00000000
	127	<b>7</b> F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	EC	11101100

Ver. 1.0 Mar. 9, 2009 30 / 30