

Doc.	version :	0.1
Total	pages :	57
Date	:	2007/10/18

Product Specification 2.36" COLOR TFT-LCD MODULE

MODEL NAME: A024CN02 VP

< > > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2007 AU Optronics All Rights Reserved, Do Not Copy.



Page : 2/57

Record of Revision

Version	Revise Date	Page	Content
0.0	2007/06/14		Draft
0.1	2007/10/18	48 57	Update application note.



Page : 3/57

Contents:

Α.	Physical specifications	5
<u>B.</u>	Electrical specifications	6
	2. Pin assignment	6
	3. Absolute maximum ratings	
	4. Electrical characteristics	8
	a. Typical operating conditions (GND=AVss=0V)	8
	b. Current characteristics (GND=AVss=0V)	8
	c. LED driving conditions	9
	4. AC Timing	10
	a. Digital Signal AC Characteristic	10
	b. UPS051 Timing conditions	11
	c. UPS052 Timing conditions	14
	d. CCIR656 Timing conditions	17
	e. YUV Timing	19
	5. Charge Pump Structure	23
	6. Reference Circuit	24
	7. Serial Interface & Register Table	30
	a. Serial Interface format	30
	b. The configuration of serial data at SDA terminal is at below	30
	c. Register parameters	31
	d. Detail Register Description	
<u>C.</u>	Optical specification (Note 1.Note 2. Note 3)	39
<u>D.</u>	Reliability test items:	41
Ε.	Packing form	42
<u>E.</u>	Outline dimension	43
<u>G.</u>	Application Notes	44
	1. Stand-by timing	44
	2. Power on sequence	45
	3. Power off sequence - 1	46
	4. Recommended power on/off serial command settings	47
	4.1. Recommend UPS051 (9.7 MHz) power on/off setting	48
	4.2. Recommend UPS052 320RGB mode (24.54 MHz) power on/off setting	49
	4.3. Recommend UPS052 360RGB mode (27MHz) power on/off setting	50
	4.4. Recommend YUV mode A 640Y 320CrCb (24.54 MHz) power on/off setting	51
	4.5. Recommend YUV mode A 720Y 360CrCb (27 MHz) power on/off setting	52



•				_		
١.	/ers	IOD	•	1).1	1
١	/ 🖯 !	11()			,	ı
				_		

Page : 4/57

	4.6. Recommend YUV mode B 640Y 320CrCb (24.54 MHz) power on/off setting	53
	4.7. Recommend YUV mode B 720Y 320CrCb (27 MHz) power on/off setting	54
	4.8. Recommend CCIR656 mode (27 MHz) power on/off setting	55
5. ⁻	The Difference between This model and Previous models (A024CN02 V0 ~ V8, VA)	56
	a. VCOM DC setting	56
	b. VCOM Couple capacitor	56
	c. PWM RC Parameters	57
	d. ESD Protection	57



Page : 5/57

A. Physical specifications

NO.	Item	Specification	Remark	
1	Display resolution (dot)	480(W)×234(H)		
2	Active area (mm)	48.0 (W) × 35.685 (H)		
3	Screen size (inch)	2.36 (Diagonal)		
4	Dot pitch (mm)	0.10 (W) × 0.1525 (H)		
5	Color configuration	R. G. B. delta		
6	Overall dimension (mm)	55.2 (W) × 47.55 (H) × 2.9 (D)	Note 1	
7	Weight (g)	TBD		
8	Panel surface treatment	Hard coating		

Note 1: Refer to Page 42 Fig.1(General tolerance is ±0.3mm)



Page : 6/57

B. Electrical specifications

2. Pin assignment

Pin no	Symbol	I/O	Description	Remark
1	VCOM	1	Common electrode driving voltage	
2	VGLC	NC	No connection	
3	VGL	С	Negative low power supply for gate driver output: -12.5V	
4	C4P	С	Pins to connect capacitance for power circuitry	
5	C4M	С	Pins to connect capacitance for power circuitry	
6	VGH	С	Positive power supply for gate driver output: +12.5V	
7	FRP	0	Frame polarity output for VCOM	
8	VCAC	С	Define the amplitude of the VCOM swing	
9	Vint3	С	Intermediate voltage for charge Pump	
10	C3P	С	Pins to connect capacitance for power circuitry	
11	C3M	С	Pins to connect capacitance for power circuitry	
12	Vint2	С	Intermediate voltage for charge Pump	
13	C2P	С	Pins to connect capacitance for power circuitry	
14	C2M	С	Pins to connect capacitance for power circuitry	
15	Vint1	С	Intermediate voltage for charge Pump	
16	C1P	С	Pins to connect capacitance for power circuitry	
17	C1M	С	Pins to connect capacitance for power circuitry	
18	PGND	Р	Charge Pump Power GND	
19	PVDD	Р	Charge Pump Power VDD	
20	DRV	0	Gate signal for the power transistor of the boost converter	
21	LED Anode	Р	For Led Anode voltage	
22	GND	Р	Digital GND	
23	FB	P/I	Led Cathode and main boost regulator feedback input	
24	AVDD	Р	Analog power supply	
25	GND	Р	Digital GND	
26	VCC	Р	Digital power supply	
27	cs	I	Serial communication chip select	
28	SDA	I/O	Serial communication data input/output	
29	SCL	ı	Serial communication clock input	
30	HSYNC	<u> </u>	Horizontal sync input	
31	VSYNC		Vertical sync input	
32	DCLK		Clock Input:	
33	D7	ı	Data Input: MSB	




Page : 7/57

34	D6	ı	Data Input:	
35	D5	ı	Data Input:	
36	D4	ı	Data Input:	
37	D3	ı	Data Input:	
38	D2	ı	Data Input:	
39	D1	ı	Data Input:	
40	D0	I	Data Input: LSB	

I: Input; O: Output. P: Power. I/O input/output C: Capacitor pin. P/I: power / input.

Note: Definition of scanning direction. Refer to figure as below



3. Absolute maximum ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
	V_{CC}	GND=0	-0.5	7.0	V	Digital Power Supply
	AV _{DD}	AV _{SS} =0	-0.5	7.0	V	Analog Power Supply
Power voltage	PV_{DD}	PV _{SS} =0	-0.5	7.0	V	Charge Pump Power Supply
Input signal voltage	Data	-	-0.3	3.6	V	
Input signal voltage	VCOM		-2.9	5.2	V	VCOM DC Voltage
Operating temperature	Тора	-	0	60		Ambient temperature
Storage temperature	Tstg	-	-25	70		Ambient temperature



Page : 8/57

4. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
			2.7	3.3	3.6	V	Digital Power Supply
Power Vo	tage	$AV_DD,$	3.0	3.3	3.6	V	Analog Power Supply
		PV_{DD}	3.0	3.3	3.6	V	Charge Pump Power Supply
Output	H Level	V_{OH}	Vcc-0.4	-	VCC	V	
Signal Voltage	L Level	V _{OL}	GND	ı	GND+0.4	V	
Input	H Level	V_{IH}	0.7xV _{CC}	ı	V _{CC}	V	
Signal Voltage	L Level	V_{IL}	GND	-	0.3V _{CC}	V	
\/OOM\/-	14	V_{CAC}	5.4	5.8	6.4	V	V
VCOIVI VO	VCOM Voltage		0.3	0.5	0.7	V	V
DRV output	DRV output voltage		0	-	- V _{CC}	V	V
Analog stand b	y current	lst	-	-	100	uA	DCLK is stopped

Note 1: A build-in power on reset circuit for PV_{DD} and V_{CC} is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and standby releasing is required after V_{CC} power on through serial control. Pleaser refer to the register STB setting for detail.

b. Current characteristics (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark	
Input Current for V _{CC}	I _{VCC} (Pin 26)	V _{CC} =3.3V		2	4	mA	F _{DCLK} =24.54MHz	
Input Current for AV _{DD}	I _{AVDD} (Pin 25)	AV _{DD} =3.3V		2.5	3	mA	(UPS052) Other registers are default setting	
Input Current for PV _{DD}	I _{PVDD} (Pin 19)	PV _{DD} =3.3V		8	10	mA		
Output	H Level	ЮН	-	400	-	uA		
current	L Level	IOL	-	-400	-	uA		
Analog stand by current	I _{AST}	AV _{DD} =3.3V	-	50	100	uA	DOLK is stormed	
Digital stand by current	I _{DST}	V _{CC} =3.3V	-	I	100	uA	DCLK is stopped	
DRV output current	I _{DRV}	$V_{CC} = 3.0V$ DRV = 0.7V	-	-	10	mA		



Page : 9/57

c. LED driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED current	IL		25	28	mA	
LED voltage	V _L	-	3.8	4.4	V	Note1

Note 1 : Typical LED voltage : 3.2V/pcs,FB=0.6V, LED voltage: V_L =3.2+0.6=3.8V . Refer to application circuit .




Page : 10/57

4. AC Timing

a. Digital Signal AC Characteristic

Parameter	Symbol	Min.	Тур.	Max.	Unit.
DCLK duty cycle	Tcwh/Tcwl	40	50	60	%Tcph
Data set-up time	Tdsu	12	-	-	ns
Data hold time	Tdhd	12	-	-	ns





Page : 11/57


b. UPS051 Timing conditions

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
D	CLK Frequency		1/t _{DCLK}	8	9.7	12	MHz	
	Period		t _H	580	616	649	DCLK	
	Display per	riod	t _{hdisp}		480		DCLK	
HSYNC	Back por	ch	t _{hbp}	84	100	115	DCLK	Note 1
	Front por	\mathbf{t}_{hfp}	0	36	-	DCLK		
	Pulse wid	t _{hsw}	1	20	50	DCLK		
	Period	Odd	t _V	Note 4	262.5	Note 4	t _H	
		Even				11010	411	
	Display period	Odd			234			
	Display period	Even	t _{vdisp}	234			t _H	
VSYNC	Back porch	Odd		11	18	24		Note 2, 3, 5, 6
	Баск рогон	Even	t _{vbp}	10.5	17.5	23.5	t _H	, , ,
	Front porch	Odd		0	4.5	-		
	From porch	Even	t _{∨fp}	0	5	-	t _⊢	
	Pulse width	Odd		1			DCLK	
	Fuise width	Even	t _{vsw}		_	<u>-</u>	DOLK	
D	ata set-up time		t _{ds}	12			ns	
ı	Data hold time		t _{dh}	12			ns	

- Note 1: UPS051 Horizontal back porch time (t_{hbp}) is adjustable by setting register DDL; requirement of minimum back porch time and minimum front porch time must be satisfied.
- Note 2: UPS051 Vertical back porch time (t_{vbp}) is adjustable by setting register HDL; requirement of minimum back porch time and minimum front porch time must be satisfied.
- Note 3: Both interlace and non-interlace mode can be accepted.
- Note 4: The min and max value of VSYNC period is related to Hsync period and Vs back porch.
- Note 5: This chip support both interlace & non-interlace mode.
- Note 6: Please keep frame over 50 Hz to get the better display quality.




Page : 12/57



UPS051 Input Horizontal Signal



Page : 13/57



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 14/57

c. UPS052 Timing conditions

c - 1. UPS052 (320 mode 24.545MHz) timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	16	24.55	27	MHz	
	Period		t _H	1472	172 1560 1644			
	Display period		t _{hdisp}		1280		DCLK	
HSYNC	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch		\mathbf{t}_{hfp}	0	-	-	DCLK	
	Pulse width		t _{hsw}	1	-	-	DCLK	
	Period	Odd	t _V	Note 1	262.5	Note 1	+	
	Period	Even	ιγ	Note 1	202.3	Note 1	t _H	
	Diamlassaaiad	Odd		240				
	Display period	Even	\mathbf{t}_{vdisp}				t _H	
\(\O\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Daalamanah	Odd		11	18	24	4	N-4- 0 0
VSYNC	Back porch	Even	\mathbf{t}_{vbp}	10.5	17.5	23.5	t _H	Note 2, 3
	_ , ,	Odd		0	4.5	-		
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	0	5	-	t _H	
	D. J	Odd					DOLK	
	Pulse width	Even	t_{vsw}	1	=	ı	DCLK	

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: This chip support both interlace & non-interlace mode.

Note 3: Please keep frame over 50 Hz to get the better display quality.

c - 2. UPS052 (360 mode 27MHz) timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	16	27	27	MHz	
	Period		t _H	1620	1716	1809	DCLK	
	Display period		t _{hdisp}		1440		DCLK	
HSYNC	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch	t _{hfp}	0	-	-	DCLK		
Pulse width			t _{hsw}	1	-	-	DCLK	
	Period	Odd		Note 1	262.5	Note 1	+	
	Period	Even	t _V	Note	202.5	Note 1	t _⊢	
	Diaplay paried	Odd	4	240			4	
	Display period	Even	\mathbf{t}_{vdisp}				t _⊢	
VOVNO	Daalan anab	Odd		11	18	24	4	N-4- 0 0
VSYNC	Back porch	Even	\mathbf{t}_{vbp}	10.5	17.5	23.5	t _⊢	Note 2, 3
		Odd	4	0	4.5	I	4	
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	0	I	ı	t _⊢	
	D. J	Odd		4			DOLK	
	Pulse width	Even	t_{vsw}	1	ı	ı	DCLK	


Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: This chip support both interlace & non-interlace mode.

Note 3: Please keep frame over 50 Hz to get the better display quality.




Page : 15/57



UPS052 Input Horizontal Signal

Note: Please send 00h as blanking data.



UPS052 Input Vertical Signal

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 17/57


d. CCIR656 Timing conditions

d - 1. CCIR656 timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	16	27	27	MHz	
	Period		t _H	1620	1716	1809	DCLK	
	Display period		t _{hdisp}		1440		DCLK	
HSYNC	Back porch		t _{hbp}	241	273	304	DCLK	
	Front porch	t _{hfp}	4	4	4	DCLK		
	Pulse width	t _{hsw}	1	-	-	DCLK		
	Period	Odd	t _V	Note 1	262.5	Note 1	t _H	
	renou	Even	· ·	Note	202.0	Note	чн	
	D: 1	Odd		240				
	Display period	Even	\mathbf{t}_{vdisp}				t _H	
VSYNC	Daalamanah	Odd		11	18	24		Note 2
	Back porch	Even	t_{vbp}	10.5	17.5	23.5	t _H	
	Frant march	Odd		0	4.5	-		
_	Front porch	Even	t _{∨fp}	0	5	-	t _H	
	Pulse width	Odd	t _{vsw}	1	_	_	DCLK	
	i dise widui	Even	L _{VSW}	ı	_	_	DOLK	

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: Please keep frame over 50 Hz to get the better display quality.



CCIR656 Data input format



Page : 18/57

d- 2. CCIR656 decoding

FF 00 00 XY signals are involved with HSYNC, VSYNC and Field

XY encode following bits:

F=field select

V=indicate vertical blanking

H=1 if EAV else 0 for SAV

P3-P0=protection bits

P3=V H P2=F H P1=F V P0=F V H

 \square represents the exclusive-OR function.

Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references. Horizontal blanking section consists of repeating pattern 80 10 80 10

XY											
D7(MSB) D6 D5 D4 D3 D2 D1 D0(LSB)											
1	F	V	Н	P3	P2	P1	P0				

d- 3. CCIR656 to RGB conversion


R=1.164 (Y-16) +1.596(Cr-128)

G=1.164 (Y-16) -0.813(Cr-128)-0.392(Cb-128)

B=1.164 (Y-16) +2.017(Cb-128)

Where Y: 0~255 Cr: 0~255 Cb: 0~255

d- 4. CCIR656 Vertical Timing Format (NTSC)



Line Number	F	>	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0



Page : 19/57

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

e. YUV Timing

e - 1. YUV 640 timing specifications

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	equency		1/t _{DCLK}	16	24.545	27	MHz	
	Period		t _H	1472	1560	1644	DCLK	
	Display period		\mathbf{t}_{hdisp}		1280		DCLK	
HSYNC	Back porch	t _{hbp}	220	252	283	DCLK		
	Front porch	\mathbf{t}_{hfp}	0	-	-	DCLK		
	Pulse width	t _{hsw}	1	-	-	DCLK		
	Period	Odd	4	Note 1	262.5	Note 1	4	
	Period	Even	- t _V	Note i	202.5	Note i	t _H	
	B	Odd			0.10			
	Display period	Even	t _{∨disp}		240		t _⊢	
VSYNC	Daalamanah	Odd		11	18	24	4	Note 2
	Back porch	Even	t _{vbp}	10.5	17.5	23.5	t _H	
	F	Odd		0	4.5	-	4	
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	0	5	-	t _H	
	Pulse width	Odd		1			DCLK	
	ruise widin	Even	t _{vsw}	ı	_	_	DCLK	

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: Please keep frame over 50 Hz to get the better display quality.



Page : 20/57

e - 2. YUV 720 timing specifications


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	16	27	27	MHz	
	Period		t _H	1620	1716	1809	DCLK	
	Display period		\mathbf{t}_{hdisp}		1440		DCLK	
HSYNC	Back porch	Back porch			252	283	DCLK	
	Front porch	t _{hfp}	0	24	-	DCLK		
	Pulse width	t _{hsw}	1	20	50	DCLK		
	Period	Odd	t _V	Note 1	262.5	Note 1	4	
	Pellou	Even] ^t /	Note i	202.5	inole i	t _⊢	
		Odd			242			
	Display period	Even	t _{∨disp}	240			t _H	
VSYNC	D 1 1	Odd		11	18	24		Note 2
701110	Back porch	Even	\mathbf{t}_{vbp}	10.5	17.5	23.5	t _H	11010 2
-		Odd		0	4.5	-		
	Front porch	Even	t _{vfp}	0	5	-	t _H	
	D	Odd		4	2	200	DOLK	
	Pulse width	Even	t _{vsw}	1	3	200	DCLK	

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.


Note 2: Please keep frame over 50 Hz to get the better display quality.



Page : 21/57



YUV mode A (24.5 MHz) Input Horizontal Signal (SEL = 011)




YUV mode B (24.5 MHz) Input Horizontal Signal (SEL = 101)


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 22/57



YUV mode A (27 MHz) Input Horizontal Signal (SEL = 100)




YUV mode B (27MHz) Input Horizontal Signal (SEL = 110)



Page : 23/57


5. Charge Pump Structure





Page : 24/55

6. Reference Circuit




External AVDD + External LED Driver Application Circuit

CON40



Page : 25/55




External AVDD + Internal LED Driver Application Circuit

Note: PWM R/C/L (R200/C100/L100) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like ALL RIGHTS-SETRIGHT SCHOOL TO ANY OTHER FORM TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




0.1 . . Version 26/55 Page



Internal VCOM DC Application Circuit Note: PWM R/C/L (R200/C100/L100) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like noise is serious, please adjust RCL parameters to get best efficiency and display quality




Page : 27/55



External LED Driver Application Circuit Internal AVDD + Note: Register T1 Bit 5 (AVDDEN) have to set to '1' when use internal AVDD mode.



Page : 28/55



Note 1: PWM R/C/L (R200/C100/L100) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like noise is serious, please adjust RCL parameters to get best efficiency and display quality

Internal AVDD + Internal LED Driver Application Circuit


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP. **Note 2**: Register T1 Bit 5 (AVDDEN) have to set to '1' when use internal AVDD mode.



0.1 Version

Page

29/55



Note 1: PWM R/C/L (R200/C100/L100) parameters and component characteristics will effects efficiency and wave like noise. The application circuit is for reference only. If efficiency is not god or wave like noise is serious, please adjust RCL parameters to get best efficiency and display quality

Internal VCOM DC Application Circuit Internal AVDD +


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT Note 2: Register T1 Bit 5 (AVDDEN) have to set to '1' when use internal AVDD mode. PERMISSION FROM AU OPTRONICS CORP.



Page : 30/55

7. Serial Interface & Register Table

a. Serial Interface format




b. The configuration of serial data at SDA terminal is at below


MSB															LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Register address R/W					DATA										

Note: R/W = '0' → Write mode R/W = '1' → Read mode

b1 - Write Mode waveform



b2 - Read Mode waveform





Page : 31/57

c. Register parameters

No		ADDF	RESS		R/W					CON	ITENT			
NO	D15	D14	D13	D12	D11	D[10:8]	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	W	х	Х	X	Х	x	GRB	STB	SHDB	SHCB
R1	0	0	1	0	W	Х	Х	X	Re	eserved		Reserved	PFON	Reserved
R2	0	1	0	0	W	Х	х	Х	х	х	FPO L	VSET	U/D	SHL
R3	0	1	1	0	W	Х	Х	Х	Х	PALM	PAL		SEL	
R4	1	0	0	0	W	Х	Х	Х	Х			DDL		
R5	1	0	1	0	W	Х	Х	Х	OEA	\		Н	DL	
R6	1	1	0	0	W	Х	Х	Х	Х	Х	х		VCSL	
R7	1	1	1	0	W	Х	х	Х	х	GAM SEL	Rese rved	VLNC	AVGY	Reserved
T0	0	0	0	1	W	Х		AVDDA	DJ	PD	TY	FBV2	FBV1	FBV0
T1	0	0	1	1	W	Х	Х	AVG	AVDDEN	T352		CO	NST	
T2	0	1	0	1	W	Х	Х	VDCEN			VCC	OMDC		
Т3	0	1	1	1	W	Х	Х				BRADJ			
T4	1	0	0	1	W	Х	Х	x x x x FB_S VNSEL					NSEL	
T5	1	0	1	1	W	Х	SAT HUE							
T6	1	1	0	1	R	Х	Reserved						•	

Note 1: Please keep all the Reserved register at "Default Value" to avoid abnormal display.

Note 2: Register T6 is read only.

c1 - Default register settings

No	D15	D14	D13	D12	D11	D[10:8]	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	R/W	Х	Х	Х	Х	Х	1	1	0	1
R1	0	0	1	0	R/W	х	Х	Х	0	0	0	0	0	1
R2	0	1	0	0	R/W	х	X	Х	Х	X	0	0	1	1
R3	0	1	1	0	R/W	x	X	X	X	0	0	0	0	1
R4	1	0	0	0	R/W	х	Х	Х	Х	0	0	0	0	0
R5	1	0	1	0	R/W	x	X	X	0	0	0	0	0	0
R6	1	1	0	0	R/W	x	X	X	Х	X	X	1	1	0
R7	1	1	1	0	R/W	x	X	X	Х	0	0	0	1	1
T0	0	0	0	1	R/W	х	0	0	0	0	0	1	0	0
T1	0	0	1	1	R/W	х	X	0	0	0	1	0	0	0
T2	0	1	0	1	R/W	х	х	0	1	0	0	0	0	0
T3	0	1	1	1	R/W	Х	Х	1	0	0	0	0	0	0
T4	1	0	0	1	R/W	х	Х	Х	Х	Х	Х	0	0	0
T5	1	0	1	1	R/W	Х	1	0	0	0	1	0	0	0
T6	1	1	0	1	R	Х				Rese	rved			

[&]quot;X" => Don't care.



Page : 32/57

d. Detail Register Description

d1. Register R0

Address	Bit		Default	
		Bit3 (GRB)	Global reset.	1101b
0000	[30]	Bit2 (STB)	Standby mode setting.	
0000		Bit1 (SHDB)	DC-DC converter shutdown setting.	
		Bit0 (SHCB)	Charge Pump shutdown setting.	

Bit3	GRB function			
_	The controller is resets, the charge pump and DCDC is off.			
0	Reset all register to default value.			
1	Normal operation. (default)			

Bit2	STB function				
0	T-CON, source driver and DC-DC converter are off. All outputs are High-Z.				
1	Normal operation. (default)				

Bit1	SHDB function		
0	DC-DC converter is off. (default)		
4	DC-DC converter is on.		
I	DC-DC controls by STB and power on/off sequence.		

Bit0	SHCB function		
0	Charge Pump converter is off.		
1	Charge Pump converter is on. (default)		
	Charge Pump controls by STB and power on/off sequence.		

d2. Register R1:

Address	Bit		Default	
		Reserved	Reserved	00_0001b
		Reserved	Reserved	
0010	[50]	Bit1 (PFON)	Pre-filter setting.	
		Di+0 (D/C)	Select Delta or Stripe mode for Data	
		Bit0 (D/S)	arrangement.	

Bit1	Pre-filter setting.			
0	Pre-filter off (default)			
1	Pre-filter on			

Bit0	D/S function
0	Stripe mode. Q1H always stays High. Data alignment always odd line.
1	Delta mode Q1H toggles each line. Data alignment switches between Odd/even lines. (default)



Page : 33/57

d3. Register R2:

Address	Bit		Description	Default
		Bit3 (FPOL)	FRP source driver polarity inversion polarity inversion selection.	0011b
0100	[30]	Bit2 (VSET)	Selects between internal or external references for gamma correction. (For Test only, please keep this bit L)	
		Bit1 (U/D)	Vertical shift direction selection.	
		Bit0 (SHL)	Horizontal shift direction selection.	

Bit3	FPOL function
0	FRP=0 when positive polarity
U	FRP=1 when negative polarity (default)
4	FRP=1 when positive polarity
l	FRP=0 when negative polarity

Bit1	UD function
0	Scan down: First line=G241 → G239 → → G2 → Last line=G0.
1	Scan up: First line=G0→ G2 →→ G239 → Last line=G241. (default)

Bit0	SHL function
0	Shift left; First data=S640 → S639 → → S2 → Last data=S1.
1	Shift right: First data=S1→ S2 →→ S639→ Last data=S640. (default)

d4. Register R3:

Address	Bit		Default	
		Bit4 (PALM)	PAL 1/6, PAL1/6,8 selection.	
0110	[40]	Bit3 (PAL)	PAL/NTSC selection.	1_0001b
		Bit2-0 (SEL)	Input data format selection.	_

Bit4	PALM function
0	PAL 1/6,8 Input format. (280 active line).
1	PAL1/6 Input format. (288 active line). (default)

Bit3	PAL function
0	NTSC Input format (240 active line). (default)
1	PAL Input format.

Bit2-0	SEL function
000	UPS051 path, special data format: DDX.
001	UPS052 320RGB 24.54MHz data format. (default)
010	UPS052 360RGB 27MHz data format.
011	YUV mode A 640Y 320CrCb 24.54MHz data format.
100	YUV mode A 720Y 360CrCb 27MHz data format.
101	YUV mode B 640Y 320CrCb 24.54MHz data format.
110	YUV mode B 720Y 360CrCb 27MHz data format.
111	CCIR 656 720Y 360CrCb 27MHz data format.



Page : 34/57

d5. Register R4:

Address	Bit	Description		Default
1000	[40]	Bit4-0 (DDL)	Horizontal Data start delay selection.	0_0000b

D4	D3	D2	D1	D0	Value	Unit	
0	0	0	0	0	+0		
0	0	0	0	1	+1		
0	0	0	1	0	+2		
0	0	0	1	1	+3		
0	0	1	0	0	+4		
0	0	1	0	1	+5	DCLK	
0	0	1	1	0	+6	DCLK	
0	0	1	1	1	+7		
0	1	0	0	0	+8		
0	1	0	0	1	+9		
0	1	0	1	0	+10		
0	1	0	1	1	+11		
0	1	1	0	0	+12		
0	1	1	0	1	+13		
0	1	1	1	0	+14		
0	1	1	1	1	+15		
1	0	0	0	0	-1		
1	0	0	0	1	-2		
1	0	0	1	0	-3		
1	0	0	1	1	-4		
1	0	1	0	0	-5		
1	0	1	0	1	-6	DCLK	
1	0	1	1	0	-7	DOLK	
1	0	1	1	1	-8		
1	1	0	0	0	-9		
1	1	0	0	1	-10		
1	1	0	1	0	-11		
1	1	0	1	1	-12		
1	1	1	0	0	-13		
1	1	1	0	1	-14		
1	1	1	1	0	-15		
1	1	1	1	1	-16		

d6. Register R5:

Address	Bit		Default	
1010	0 [5 0]	Bit5-4 (OEA)	Odd Even advance selection.	00 0000b
	[50]	Bit3-0 (HDL)	Vertical delay selection.	00_000b

Bit5-4	OEA function
00	Display start @HDL delay for Odd and Even field (default)
01	Display start @HDL delay for Odd field and @HDL+1 for Even field
1X	Display start @HDL+1 delay for Odd field and @HDL+1 for Even field



Page : 35/57

Bit3-0	HDL function	HDL function						
HDL3	HDL2	HDL1	HDL0	Value	Unit			
0	0	0	0	+0				
0	0	0	1	+1				
0	0	1	0	+2				
0	0	1	1	+3				
0	1	0	0	+4				
0	1	0	1	+5				
0	1	1	0	+6				
0	1	1	1	+7	Н			
1	0	0	0	+8	П			
1	0	0	1	-1				
1	0	1	0	-2				
1	0	1	1	-3				
1	1	0	0	-4				
1	1	0	1	-5				
1	1	1	0	-6				
1	1	1	1	-7				

d7. Register R6:

Address	Bit		Default	
1100	[20]	Bit2-0 (VCOM_AC)	VCAC level adjustment. Step 0.2V/LSB.	110b

VCSL2	VCSL1	VCSL0	VCAC level	Unit
0	0	0	6.2	
0	0	1	6.4	
0	1	0	5.0	
0	1	1	5.2	W
1	0	0	5.4	V
1	0	1	5.6	
1	1	0	5.8 (Default)	
1	1	1	6.0	

d8. Register R7:

Address	Bit	Description		Default
		Bit4 (GAMSEL)	Gamma select function	
		Reserved	Reserved	
1110	[40]	Bit2 (VLNC)	YUV vertical line function	0_0011
		Bit1 (AVGY)	Average YUV interface Luminance Y setting	
		Bit0 (DMDA)	Delta data alignment	

Bit4	Gamma select function
0	Non- Linear Gamma (default)
1	Gamma 2.2



Page : 36/57

Bit2	YUV vertical line function
0	Vertical line are 240 (default)
1	Vertical line are 234 NTSC: 240 lines scaling to 234-skip 6 lines. (1/40) PAL: 288 lines scaling to 234-skip 54 lines (3/16) @ PALM = 'H' 280 lines scaling to 234-skip 46 lines (1/6) @ PALM = 'L'

Bit1	Average YUV interface Luminance Y setting		
0	Only used odd Y sample for YUV conversion		
1	Used odd and even Y sample for YUC conversion (default)		

Bit0	Delta data alignment
0	Data alignment by default setting
1	Data alignment please reference UPS052 timing graph II. (default) (This function disable in UPS051 mode.)

d9. Register T0:

Address	Bit	Description		Default
		Bit5-7 (AVDDADJ)	Select internal AVDD voltage	
0001	[70]	Bit3-4 (PDTY)	PWM duty control for DC to DC converter	0000_0100b
		Bit2-0 (FBV)	FB voltage adjust	

Bit 5- 7	Select internal AVDD voltage
000	3.3V (default)
001	3.5V
010	3.7V
011	3.9V
100	4.1V
101	4.3V
110	4.5V
111	4.7V

Bit3-4	PWM duty control for DC to DC converter
00	75 %(Default)
01	55 %
10	60 %
11	65 %

Bit2-0	FB voltage adjust
000	0.4V
001	0.45V
010	0.5V
011	0.55V
100	0.6V (Default)
101	0.65V
110	0.7V
111	0.75V



Page : 37/57

d10. Register T1:

Address	Bit	Description		Default
		Bit6 (AVG)	Data alignment to scaling down function select	
0011	[60]	Bit5 (AVDDEN)	Enable internal AVDD	000 1000b
	[00]	Bit4 (T352)	Select UPS052 path and input data format for 352 RGB	000_1000b
		Bit3-0 (CONST)	RGB contrast level adjustment	

Bit6	Data alignment to scaling down function select	
0	Data alignment by DMDA settling (Default)	
1	Data alignment with averaged and input data.(R1, (G1+3G2)/4, (3B2+B3)/4)	

Bit5	Enable internal AVDD	
0	Select external AVDD(Default)	
1	Select internal AVDD	

Bit4	Select UPS052 path and input data format for 352 RGB
0	SEL setting timing (Default)
1	SEL setting don't care, input data for 352 RGB(27MHZ)

Bit3-0	RGB contrast level adjustment
0x0	0
0x8	1.00 (Default)
0xF	1.875

d11. Register T2:

Address	Bit	Description		Default
0101	[60]	Bit6 (VDCEN)	Setting FRP output to add DC level	010 0000b
	[00]	Bit5-0 (VCOM DC)	VCOM DC level adjustment (16mV/Bit)	010_00000

Bit6	Setting FRP output to add DC level	
0	External VCOM DC	
1	Internal VCOM DC	

Bit5-0	VCOM DC level adjustment
0x00	0.188V
0x20	0.7V (Default)
0x3F	1.196V

d12. Register T3:

Address	Bit	Description		Default
0111	[60]	Bit6-0 (BRADJ)	Brightness level adjustment (4/Bit)	100_0000b

Bit6	Brightness level adjustment
0x00	-256
0x40	0 (Default)
0x7F	+256

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 38/57

d13. Register T4:

Address	Bit	Description		Default
1001	[20]	Reserved	Reserved	000b
	[20]	Bit1-0 (WNSEL)	Wide and narrow display select	OOOD

Bit1-0	Wide and narrow display select	
00	Normal display (Default)	
01	Narrow display	
10	Wide display	
11	Normal display	

d14. Register T5:

Address	Bit		Default	
1011	[70]	Bit7-4 (SAT)	7-4 (SAT) YUV saturation constant adjustment (0.125/Bit)	
1011		Bit3-0 (HUE)	YUV Hue adjustment (5Deg/Bit)	1000_1000b

Bit7-4	YUV saturation constant adjustment
0x0	0
0x8	1.00
0xF	1.875

Bit3-0	YUV Hue adjustment (5Deg/Bit)
0x0	-40θ°
0x8	0θ°
0xF	35 θ°

Note: Register T5 is for YUV only.



Page : 39/57

C. Optical specification (Note 1, Note 2, Note 3)

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise	Tr	θ=0°	-	20	30	ms	Note 4, 6
	Fall	Tf		-	30	40	ms	
Contrast ratio		CR	At optimized viewing angle	100	250	-		Note 5, 6
	Тор		CR□10	10	15	-	deg.	Note 6, 7
Viewing angle	Bottom			30	35	-		
viewing angle	Left			40	45	-		
	Right			40	45	-		
Brightnes	ss		θ=0°	200	250	-	nits	
White chromatic	citv shift	Х	θ=0°	0.26	0.31	0.36		
The state of the s	, J	у		0.28	0.33	0.38		

Note 1. Ambient temperature =25 □.


Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation under 25 mA.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 40/57

Note 6. White Vi= V_{i5} $\pm 1.5V$ Black Vi= V_{i50} $\pm 2.0V$

"±" Means that the analog input signal swings in phase with COM signal.


" + " Means that the analog input signal swings out of phase with COM signal.

V_{i50}: The analog input voltage when transmission is 50%


The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.



Note 8. CF Arrangement



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 41/57

D. Reliability test items:

No.	Test items	Condit	Remark	
1	High temperature storage	Ta= 70 □	240Hrs	
2	Low temperature storage	Ta= -25 □	240Hrs	
3	High temperature operation	Ta= 60 □	240Hrs	
4	Low temperature operation	Ta= 0□	240Hrs	
5	High temperature and high humidity	Ta= 60 □. 90% RH	240Hrs	Operation
6	Heat shock	-25□~80□/50 cycle 2Hrs/cycle		Non-operation
7	Electrostatic discharge	$\pm 200 \text{V}, 200 \text{pF}(0\Omega)$, once for each terminal		Non-operation
8	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz –6dB/Octave from 200~500Hz		IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 su		

Note: Ta: Ambient temperature.



E. Packing form


Version: 0.1

Page : 42/57

TBD



Page : 43/57



"To avoid applying pressure or stress on the products. These will cause visual defects or luminance non-uniformity on the lighting area."

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page : 44/57

G. Application Notes

1. Stand-by timing




Fig.2 Stand-by timing diagram


Note 1:During No DCLK, HSYNC and VSYNC can be stopped. But in all other cases HSYNC and VSYNC must be active.

Note 2: External signal: DCLK, VSYNC, DIN (D0 ~ D7), STB (By register)
Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable
G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.



Page : 45/57

2. Power on sequence




Note 1: External signal: V_{CC_i} PV_{DD_i} AV_{DD}, DCLK, VSYNC, DIN (D0 ~ D7), STB (By register) Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable, G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.



Page : 46/57

3. Power off sequence - 1



Note 1: External signal: V_{CC,} PV_{DD,} AV_{DD}, DCLK, VSYNC, DIN (D0 → D7), STB (By register) Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable, G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.



Page : 47/57

4. Recommended power on/off serial command settings

In this LCD driver, we must set the command three times during power on. The method of setting must follow Fig.3, and the three times of command setting must be the same.





Fig. 3 LCD serial command setting during power on

Note 1: Under different input timing, the register setting can reference next section.



Page : 48/55

4.1. Recommend UPS051 (9.7 MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 49/57

4.2. Recommend UPS052 320RGB mode (24.54 MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 50/57

4.3. Recommend UPS052 360RGB mode (27MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 51/57

4.4. Recommend YUV mode A 640Y 320CrCb (24.54 MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 52/57

4.5. Recommend YUV mode A 720Y 360CrCb (27 MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 53/57

4.6. Recommend YUV mode B 640Y 320CrCb (24.54 MHz) power on/off setting




Turn off TCON / Charge Pump / TCON



Page : 54/57

4.7. Recommend YUV mode B 720Y 320CrCb (27 MHz) power on/off setting






Page : 55/57

4.8. Recommend CCIR656 mode (27 MHz) power on/off setting

POWER ON



Turn off TCON / Charge Pump / TCON




Page : 56/57

5. The Difference between This model and Previous models (A024CN02 V0 ~ V8, VA)

a. VCOM DC setting

Because the structure of ASIC is different between the new model and original model, so AUO suggest customer adjust VCOM DC value from 0.45V±0.2 to 0.5V±0.2 to get best display quality.




Note: The total of resistors for R205 , VR1 and R207 must be between 20K and 50K .

b. VCOM Couple capacitor

The original panel structure is Cst on gate and the new model is Cst on common.

To avoid Horizontal Cross Talk, AUO suggest modify VCOM couple capacitor (C420) from 1uF to 4.7uF.






Page : 57/57

c. PWM RC Parameters

AUO suggests fine-tuning PWM RC parameters to get best display performance. If wave like noise phenomenon happened, please fine-tune RWM RC Parameters. By the way, please modify R208 from 30 ohm to 24 ohm to get 25 mA LED current. About the recommend RC Parameters, please refer the following figure.



d. ESD Protection

- a. AUO suggests always send serial commend to avoid shutdown phenomenon.
- b. AUO suggests connect iron shell to system GND to enhance ESD protection ability.



Page : 58/57

LED Lifetime data

ROOM TEMPERATURE TEST

----|f= 10mA

If= 35mA

---If= 20mA

Test method: Ta=25degreesC

