# Product Specification
## AU OPTRONICS CORPORATION

**(  ) Preliminary Specifications**

**( V ) Final Specifications**

| Module | 13.3"(13.3") FHD 16:9 Color TFT-LCD with LED Backlight design |
|---|---|
| Model Name | B133HAN06.3 (HW:0A) |
| Note    ( 💡 ) | *LED Backlight with driving circuit design* |

| Customer | Date |
|---|---|
| XXXXXX | MM/DD/YYYY |

| Checked & Approved by | Date |
|---|---|
| XXXXXX | MM/DD/YYYY |

Note: This Specification is subject to change without notice.

| Approved by | Date |
|---|---|
| | 7/22/2019 |

| Prepared by | Date |
|---|---|
| | 7/22/2019 |

**AU Optronics corporation**

# Contents

# Record of Revision

| Version and Date | Page | Old description | New Description | Remark |
|---|---|---|---|---|
| 0.1    2019/07/22 | All | First Edition for Customer | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

## 1. Handling Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.

2) Be sure to turn off power supply when inserting or disconnecting from input connector.

3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.

4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.

5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.

6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.

7) Do not open nor modify the Module Assembly.

8) Do not press the reflector sheet at the back of the module to any directions.

9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.

10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside.  Otherwise the TFT Module may be damaged.

11) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.

12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

## 2. General Description

B133HAN06.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

B133HAN06.3 is designed for a display unit of notebook style personal computer and industrial machine.

## 2.1 General Specification

The following items are characteristics summary on the table at 25 ℃ condition:

| Items | Unit | Specifications | | | |
|---|---|---|---|---|---|
| Screen Diagonal | [mm] | 336.71 | | | |
| Active Area | [mm] | 293.76x165.24 | | | |
| Pixels H x V | | 1920x3(RGB) x 1080 | | | |
| Pixel Pitch | [mm] | 0.153 x 0.153 | | | |
| Pixel Format | | R.G.B. Vertical Stripe | | | |
| Display Mode | | Normally Black (AHVA) | | | |
| White Luminance ($I_{LED}$=19.8mA) (Note: ILED is LED current) | [cd/m$^2$] | 300 typ. (5 points average) 255 min. (5 points average) | | | |
| Luminance Uniformity | | 1.25 max. (5 points) | | | |
| Contrast Ratio | | 800 typ | | | |
| Response Time | [ms] | 25 typ / 35 Max | | | |
| Nominal Input Voltage VDD | [Volt] | +3.3 typ. | | | |
| Power Consumption | [Watt] | 4.3 max (Include Logic and Blu power) | | | |
| Weight | [Grams] | 220 g max | | | |
| Physical Size | [mm] | | Min. | Typ. | Max. |
| | | Length | 299.96 | 300.26 | 300.56 |
| | | Width | 177.05 | 177.55 | 178.05 |
| | | Thickness | - | - | 2.4 (Panel Side) 4.5 (PCBA Side) |
| Electrical Interface | | 2 Lane eDP 1.3 | | | |
| Glass Thickness | [mm] | 0.3/0.3 | | | |
| Surface Treatment | | Anti-Glare | | | |

| Support Color | | 16.7M colors (RGB 8-bits data driver) |
|---|---|---|
| Temperature Range <br>    Operating <br>    Storage (Non-Operating) | [$^{o}$C] <br> [$^{o}$C] | -20 to +60 <br> -20 to +60 |
| RoHS Compliance | | RoHS Compliance |

## 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25℃ (Room Temperature) :

| Item | | Symbol | Conditions | Min. | Typ. | Max. | Unit | Note |
|---|---|---|---|---|---|---|---|---|
| White Luminance ILED=19.8mA (Base Panel Only) | | | 5 points average | 255 | 300 | - | cd/m2 | 1, 4, 5. |
| Viewing Angle | | θR θL | Horizontal (Right) CR = 10 (Left) | 80 80 | 85 85 | - - | degree | 4, 9 |
| | | ψH ψL | Vertical (Upper) CR = 10 (Lower) | 80 80 | 85 85 | - - | | |
| Luminance Uniformity | | δ5P | 5 Points | - | - | 1.25 | | 1, 3, 4 |
| Luminance Uniformity | | δ13P | 13 Points | - | - | 1.6 | | 2, 3, 4 |
| Contrast Ratio | | CR | | 600 | 800 | - | | 4, 6 |
| Cross talk | | % | | | | 4 | | 4, 7 |
| Response Time | | TRT | Rising + Falling | - | 25 | 35 | | |
| Color / Chromaticity Coodinates | Red | Rx | CIE 1931 | 0.615 | 0.645 | 0.675 | - - - - - - | 4 |
| | | Ry | | 0.309 | 0.339 | 0.369 | | |
| | Green | Gx | | 0.294 | 0.324 | 0.354 | | |
| | | Gy | | 0.583 | 0.613 | 0.643 | | |
| | Blue | Bx | | 0.125 | 0.155 | 0.185 | | |
| | | By | | 0.019 | 0.049 | 0.079 | | |
| | White | Wx | | 0.283 | 0.313 | 0.343 | | |
| | | Wy | | 0.299 | 0.329 | 0.359 | | |
| NTSC | | % | | - | 72 | - | | |

**Note 1**: 5 points position (Ref: Active area)



**Note 2**: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance

$$\delta_{W5} = \frac{\text{Maximum Brightness of five points}}{\text{Minimum Brightness of five points}}$$

$$\delta_{W13} = \frac{\text{Maximum Brightness of thirteen points}}{\text{Minimum Brightness of thirteen points}}$$

**Note 4**: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.

Photo detector

Field=2°

50 cm

LCD Panel

TFT-LCD Module

Center of the screen

**Note 5**： Definition of Average Luminance of White ($Y_L$):

Measure the luminance of gray level 63 at 5 points，$Y_L$ = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**： Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

**Note 7**： Definition of Cross Talk (CT)

CT = | $Y_B$ – $Y_A$ | / $Y_A$ × 100 (%)

Where

$Y_A$ = Luminance of measured location without gray level 0 pattern (cd/m2)

$Y_B$ = Luminance of measured location with gray level 0 pattern (cd/m2)



**Note 8**: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.

**Note 9**. Definition of viewing angle

Viewing angle is the measurement of contrast ratio $\geq 10$, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ($\theta$) horizontal left and right and 90° ($\Phi$) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.

## 3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 30 Pin



## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

| Item | Symbol | Min | Max | Unit | Conditions |
|------|--------|-----|-----|------|------------|
| Logic/LCD Drive Voltage | Vin | -0.3 | +4.0 | [Volt] | Note 1,2 |

## 4.2 Absolute Ratings of Environment

| Item | Symbol | Min | Max | Unit | Conditions |
|------|--------|-----|-----|------|------------|
| Operating Temperature | TOP | 0 | +50 | [$^o$C] | Note 4 |
| Operation Humidity | HOP | 5 | 95 | [%RH] | Note 4 |
| Storage Temperature | TST | -20 | +60 | [$^o$C] | Note 4 |
| Storage Humidity | HST | 5 | 95 | [%RH] | Note 4 |

Note 1: At Ta (25℃ )

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid

crystal , for example)



Operating Range

Storage Range

## 5. Electrical Characteristics

### 5.1 TFT LCD Module

#### 5.1.1 Power Specification

Input power specifications are as follows;

The power specification are measured under 25℃ and frame frenquency under 60Hz

| Symble | Parameter | Min | Typ | Max | Units | Note |
|--------|-----------|-----|-----|-----|-------|------|
| VDD | Logic/LCD Drive Voltage | 3.0 | 3.3 | 3.6 | [Volt] | |
| PDD | VDD Power | - | - | 1.3 | [Watt] | Note 1 |
| IDD | IDD Current(RMS) | - | - | 433 | [mA] | Note 1 |
| IRush | Inrush Current | - | - | 1500 | [mA] | Note 2 |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | - | - | 100 | [mV] p-p | |

Note 1 : Maximum Measurement Condition：Mosaic pattern (PDD (max) = VDD(min) x IDD(max))
        1.3W max @ worst pattern (R/G/B).

Note 2：Measure Condition



**Vin rising time**

## 5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

### Display Port main link signal:

| Differential pair VD+ , VD-<br>Which is one Display port<br>Main link |
| :--- |

| VCM of Display port<br>Main link |
| :--- |



$$Vdiff_{P-P} = [(VD+) - (VD-)] \times 2$$

| Display port main link | | | | | |
| :--- | :--- | :---: | :---: | :---: | :---: |
| | | Min | Typ | Max | unit |
| VCM | RX input DC Common Mode Voltage | | 0 | | V |
| VDiff$_{P-P}$ | Peak-to-peak Voltage at a receiving Device (TP3_EQ) | HBR:150 | | 1320 | mV |

Follow as VESA display port standard

**Display Port AUX_CH signal:**

Differential AUX+ , AUX-
Which is Display pot AUX_CH

AUX+

VCM

$VDiff_{P-P}$

AUX-

| Display port AUX_CH | | Min | Typ | Max | unit |
|---|---|---|---|---|---|
| | | Min | Typ | Max | unit |
| VCM | AUX DC Common Mode Voltage | | 0 | | V |
| $VDiff_{P-P}$ | AUX Peak-to-peak Voltage at a receiving Device | 270 | | 800 | mV |

Follow as VESA display port standard

**Display Port V$_{HPD}$ signal:**

| Display port V$_{HPD}$ | | Min | Typ | Max | unit |
|---|---|---|---|---|---|
| | | Min | Typ | Max | unit |
| V$_{HPD}$ | HPD Voltage | 2.25 | | 3.6 | V |

Follow as VESA display port standard

## 5.2 Backlight Unit

### 5.2.1 LED characteristics

| Parameter | Symbol | Min | Typ | Max | Units | Condition |
|---|---|---|---|---|---|---|
| Backlight Power Consumption | PLED | - | - | 3.0 | [Watt] | (Ta=25℃), Note 1<br>Vin =12V |
| LED Life-Time | N/A | 15,000 | - | - | Hour | (Ta=25℃), Note 2<br>$I_F$=19.8 mA |

**Note 1:** Calculator value for reference $P_{LED}$ = $V_F$ (Normal Distribution) * $I_F$ (Normal Distribution) / Efficiency

**Note 2:** The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

| Parameter | Symbol | Min | Typ | Max | Units | Remark |
|---|---|---|---|---|---|---|
| LED Power Supply | VLED (Note 1) | 5.0 | 12.0 | 21.0 | [Volt] | Define as Connector Interface (Ta=25℃) |
| LED Enable Input High Level | VLED_EN | 2.2 | - | 5.5 | [Volt] | |
| LED Enable Input Low Level | | - | - | 0.5 | [Volt] | |
| PWM Logic Input High Level | VPWM_EN | 2.2 | - | 5.5 | [Volt] | |
| PWM Logic Input Low Level | | - | - | 0.5 | [Volt] | |
| PWM Input Frequency | FPWM | 200 | - | 10K | Hz | |
| PWM Duty Ratio | Duty | 5 *Note2 | -- | 100 | % | |

**Note 1 :** Recommend system pull up/down resistor no bigger than 10kohm

. **Note 2 :** If the PWM duty ratio(min) is set between 5% to 1%，the PWM input frequency should be set below 1KHz .

The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

## 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

## 6.2 Integration Interface Requirement

### 6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation | For Signal Connector |
|---|---|
| Manufacturer | IPEX or compatible |
| Type / Part Number | 20682-030E-02 |
| Mating Housing/Part Number | IPEX 20679-030T-01 |

## 6.2.2 Pin Assignment

| PIN NO | Symbol | Function |
|--------|--------|----------|
| 1 | DCR | DCR Function (High → Enable ; Low or NC → Disable) |
| 2 | H_GND | High Speed Ground |
| 3 | Lane1_N (2 Lane) | Comp Signal Link Lane 1 |
| 4 | Lane1_P (2 Lane) | True Signal Link Lane 1 |
| 5 | H_GND | High Speed Ground |
| 6 | Lane0_N | Comp Signal Link Lane 0 |
| 7 | Lane0_P | True Signal Link Lane 0 |
| 8 | H_GND | High Speed Ground |
| 9 | AUX_CH_P | True Signal Auxiliary Ch. |
| 10 | AUX_CH_N | Comp Signal Auxiliary Ch. |
| 11 | H_GND | High Speed Ground |
| 12 | LCD_VCC | LCD logic and driver power |
| 13 | LCD_VCC | LCD logic and driver power |
| 14 | LCD_Self_Test | LCD Panel Self Test Enable |
| 15 | LCD GND | LCD logic and driver ground |
| 16 | LCD GND | LCD logic and driver ground |
| 17 | HPD | HPD signale pin |
| 18 | BL_GND | Backlight_ground |
| 19 | BL_GND | Backlight_ground |
| 20 | BL_GND | Backlight_ground |
| 21 | BL_GND | Backlight_ground |
| 22 | BL_Enable | Backlight On / Off |
| 23 | BL PWM DIM | System PWM signal Input |
| 24 | NC | Reverse for AUO TEST only |
| 25 | NC | Reverse for AUO TEST only |
| 26 | BL_PWR | Backlight power (5V~21V) |
| 27 | BL_PWR | Backlight power (5V~21V) |
| 28 | BL_PWR | Backlight power (5V~21V) |
| 29 | BL_PWR | Backlight power (5V~21V) |
| 30 | NC | No Connect |

**Connector**

**Pin 30** **Pin 1**

**Note1:** Start from right side.
**Note2:** Input signals shall be low or High-impedance state when VDD is off.
Internal circuit of **eDP inputs** are as following.

**TCON Display Port Rx**

6. Lane0-
7. Lane0+

9. AUX+
10. AUX-

17. HPD

## 6.3 Interface Timing

### 6.3.1 Timing Characteristics

For normal display, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

| Parameter | | Symbol | Min. | Typ. | Max. | Unit |
|---|---|---|---|---|---|---|
| Frame Rate | | - | - | 60 | - | Hz |
| Clock frequency | | 1/ $T_{Clock}$ | | 141 | | MHz |
| Vertical Section | Period | $T_V$ | 1100 | 1116 | 1080+A | $T_{Line}$ |
| | Active | $T_{VD}$ | | 1080 | | |
| | Blanking | $T_{VB}$ | 20 | 36 | A | |
| Horizontal Section | Period | $T_H$ | 2080 | 2104 | 1920+B | $T_{Clock}$ |
| | Active | $T_{HD}$ | | 1920 | | |
| | Blanking | $T_{HB}$ | 160 | 184 | B | |

**Note 1 :** The above is as optimized setting

**Note 2 :** The maximum clock frequency = (1920+B)*(1080+A)*60<160MHz

## 6.4 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

**Display Port panel power sequence:**



**Display port interface power up/down sequence, normal system operation**

**Display Port AUX_CH transaction only:**



**Display port interface power up/down sequence, AUX_CH transaction only**

**Display Port panel power sequence timing parameter:**

| Timing parameter | Description | Reqd. by | Limits | | | Notes |
|---|---|---|---|---|---|---|
| | | | Min. | Typ. | Max. | |
| T1 | power rail rise time, 10% to 90% | source | 0.5ms | | 10ms | |
| T2 | delay from LCDVDD to black video generation | sink | 0ms | | 200ms | prevents display noise until valid video data is received from the source |
| T3 | delay from LCDVDD to HPD high | sink | 0ms | | 200ms | sink AUX_CH must be operational upon HPD high. |
| T4 | delay from HPD high to link training initialization | source | | | | allows for source to read link capability and initialize. |
| T5 | link training duration | source | | | | dependant on source link to read training protocol. |
| T6 | link idle | source | | | | Min accounts for required BS-Idle pattern. Max allows for source frame synchronization. |
| T7 | delay from valid video data from source to video on display | sink | 0ms | | 50ms | max allows sink validate video data and timing. |
| T8 | delay from valid video data from source to backlight enable | source | | | | source must assure display video is stable. |
| T9 | delay from backlight disable to end of valid video data | source | | | | source must assure backlight is no longer illuminated. |
| T10 | delay from end of valid video data from source to power off | source | 0ms | | 500ms | |
| T11 | power rail fall time, 905 to 10% | source | | | 10ms | |
| T12 | power off time | source | 500ms | | | |

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
  -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
  -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

## Display Port panel B/L power sequence timing parameter:



|  | Min (ms) | Max (ms) |
|---|---|---|
| T13 | 0.2 | - |
| T14 | 0 | - |
| T15 | - | - |
| T16 | - | - |
| T17 | 0 | - |
| T18 | 0 | - |
| T19 | 1* | - |
| T20 | 1* | - |

Seamless change: T19/T20 = 5xT$_{PWM}$*

*T$_{PWM}$= 1/PWM Frequency

Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below



Note : If T19,T20＜5xTPWM* ，This flash display may occur.We sUGGEST T19,T20≧5xTPWM* to reallize seamless change display.



Note : When the adapter is hot plugged, the backlight power supply sequence is shown as below.



|  | Min (ms) | Max (ms) |
|---|---|---|
| T13 | 0.5 | 10 |
| T14 | 10 | - |
| T15 | 0 | - |
| T16 | 0 | - |
| T17 | 10 | - |
| T18 | 0.5 | 10 |
| T19 | 1* | - |
| T20 | 1* | - |

Seamless change: T19/T20 = 5xT$_{PWM}$*

*T$_{PWM}$= 1/PWM Frequency

## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:**

- Test method:   Non-Operation
- Acceleration:   1.5 G
- Frequency:   10 - 500Hz Random
- Sweep:   30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:**

- Test method:   Non-Operation
- Acceleration:   220 G , Half sine wave
- Active time:   2 ms
- Pulse:   X,Y,Z .one time for each side

### 7.3 Reliability Test

| Items | Required Condition | Note |
|---|---|---|
| Temperature Humidity Bias | Ta= 40℃, 90%RH, 240h | |
| High Temperature Operation | Ta= 60℃, Dry, 240h | |
| Low Temperature Operation | Ta=0℃, 240h | |
| High Temperature Storage | Ta= 60℃, 240h | |
| Low Temperature Storage | Ta= -20℃, 240h | |
| Thermal Shock Test | Ta=-20℃(30min) ~60℃(30min), 20cycles condition. | |
| ESD | Contact : ±8 KV<br>Air : ±15 KV | Note 1 |

**Note1:** According to EN 61000-4-2 , ESD class B: Some performance degradation allowed. No data lost

.   Self-recoverable. No hardware failures.

**Remark:** MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

# 8. Mechanical Characteristics

## 8.1 Outline Dimension

CS XXXXXXX

AUO SHIPPING LABEL

AA Center

Oil Print

BLU BARCODE

(9.00)

(111.00)

(55.00)

(100.00)

(30.00)

(70.00)

(10.00)

(10.56) (OUTLINE TO PCB)

(PCB)

(55.00)

(15.00)

(115.50) (AA TO CELL TAPE)

(73.80) (AA TO PIN #1)

(76.33) (OD TO PIN #1)

(110.00) (AA TO PCB EDGE)

68.00±1.00

(37.13)

(37.13)

(220.00) (PCB)

(40.13)

(231.00) (CELL TAPE)

18.52±1.00

7L13B46.001

BI33HAK021

# 9. Shipping and Package

## 9.1 Shipping Label Format

| | Manufactured MM/WW<br>Model No: B133HAN06.3<br>AU Optronics | | | |
|---|---|---|---|---|
| *XXXXXXXXXXX-XXXXXX* H/W : 0A F/W:1    MADE IN CHINA(Z40) | | B133HAN06.3 | | c UL us E204356  15  Pb RoHS |

## 9.2 Shipping Package of Palletizing Sequence



LABEL

PET Band

Corner Pillar

Stretch Film

Wooden pallet

# 10. Appendix:

## 10.1 EDID Description

| Address | FUNCTION | Value | Value | Value | Note |
|---|---|---|---|---|---|
| 0 | Header | 00 | 00000000 | 0 | |
| 1 | Header | FF | 11111111 | 255 | |
| 2 | Header | FF | 11111111 | 255 | |
| 3 | Header | FF | 11111111 | 255 | |
| 4 | Header | FF | 11111111 | 255 | |
| 5 | Header | FF | 11111111 | 255 | |
| 6 | Header | FF | 11111111 | 255 | |
| 7 | Header | 00 | 00000000 | 0 | |
| 8 | EISA manufacture code = 3 Character ID | 06 | 00000110 | 6 | |
| 9 | EISA manufacture code (Compressed ASCII) | AF | 10101111 | 175 | |
| 0A | Panel Supplier Reserved – Product Code | 2D | 00101101 | 45 | |
| 0B | Panel Supplier Reserved – Product Code | 63 | 01100011 | 99 | |
| 0C | LCD module Serial No - Preferred but Optional   ("0" if not used) | 00 | 00000000 | 0 | |
| 0D | LCD module Serial No - Preferred but Optional   ("0" if not used) | 00 | 00000000 | 0 | |
| 0E | LCD module Serial No - Preferred but Optional   ("0" if not used) | 00 | 00000000 | 0 | |
| 0F | LCD module Serial No - Preferred but Optional   ("0" if not used) | 00 | 00000000 | 0 | |
| 10 | Week of manufacture | 01 | 00000001 | 1 | |
| 11 | Year of manufacture | 1C | 00011100 | 28 | |
| 12 | EDID structure version # = 1 | 01 | 00000001 | 1 | |
| 13 | EDID revision # = 4 | 04 | 00000100 | 4 | |
| 14 | Video I/P definition | 95 | 10010101 | 149 | |
| 15 | Max H image size = ?? cm(Rounded to cm) | 1D | 00011101 | 29 | |
| 16 | Max V image size = ?? cm(Rounded to cm) | 11 | 00010001 | 17 | |
| 17 | Display gamma   = (gamma ×100)-100 = Example: ( 2.2×100 ) – 100 = 120 | 78 | 01111000 | 120 | |
| 18 | Feature support | 02 | 00000010 | 2 | |
| 19 | Red/Green Low bit (RxRy/GxGy) | 30 | 00110000 | 48 | |
| 1A | Blue/White Low bit (BxBy/WxWy) | E5 | 11100101 | 229 | |
| 1B | Red X Rx = 0.??? | A5 | 10100101 | 165 | |
| 1C | Red Y Ry = 0.??? | 56 | 01010110 | 86 | |
| 1D | Green X Rx = 0.??? | 53 | 01010011 | 83 | |
| 1E | Green Y Ry = 0.??? | 9D | 10011101 | 157 | |
| 1F | Blue X Rx = 0.??? | 27 | 00100111 | 39 | |
| 20 | Blue Y Ry = 0.??? | 0C | 00001100 | 12 | |
| 21 | White X Rx = 0.??? | 50 | 01010000 | 80 | |
| 22 | White Y Ry = 0.??? | 54 | 01010100 | 84 | |
| 23 | Established timings 1    (00h if not used) | 00 | 00000000 | 0 | |

| | | | | | |
|---|---|---|---|---|---|
| 24 | Established timings 2   (00h if not used) | 00 | 00000000 | 0 | |
| 25 | Manufacturer's timings     (00h if not used) | 00 | 00000000 | 0 | |
| 26 | Standard timing ID1    (01h if not used) | 01 | 00000001 | 1 | |
| 27 | Standard timing ID1    (01h if not used) | 01 | 00000001 | 1 | |
| 28 | Standard timing ID2    (01h if not used) | 01 | 00000001 | 1 | |
| 29 | Standard timing ID2    (01h if not used) | 01 | 00000001 | 1 | |
| 2A | Standard timing ID3    (01h if not used) | 01 | 00000001 | 1 | |
| 2B | Standard timing ID3    (01h if not used) | 01 | 00000001 | 1 | |
| 2C | Standard timing ID4    (01h if not used) | 01 | 00000001 | 1 | |
| 2D | Standard timing ID4    (01h if not used) | 01 | 00000001 | 1 | |
| 2E | Standard timing ID5    (01h if not used) | 01 | 00000001 | 1 | |
| 2F | Standard timing ID5    (01h if not used) | 01 | 00000001 | 1 | |
| 30 | Standard timing ID6    (01h if not used) | 01 | 00000001 | 1 | |
| 31 | Standard timing ID6    (01h if not used) | 01 | 00000001 | 1 | |
| 32 | Standard timing ID7    (01h if not used) | 01 | 00000001 | 1 | |
| 33 | Standard timing ID7    (01h if not used) | 01 | 00000001 | 1 | |
| 34 | Standard timing ID8    (01h if not used) | 01 | 00000001 | 1 | |
| 35 | Standard timing ID8    (01h if not used) | 01 | 00000001 | 1 | |
| 36 | Pixel Clock/10,000 (LSB) | 14 | 00010100 | 20 | |
| 37 | Pixel Clock/10,000 (MSB) | 37 | 00110111 | 55 | |
| 38 | Horizontal Active   = ???? pixels (lower 8 bits) | 80 | 10000000 | 128 | |
| 39 | Horizontal Blanking (Thbp)    = 320 pixels (lower 8 bits) | B8 | 10111000 | 184 | |
| 3A | Horizontal Active/Horizontal blanking (Thbp) (upper4:4 bits) | 70 | 01110000 | 112 | |
| 3B | Vertical Active   = ??? lines | 38 | 00111000 | 56 | |
| 3C | Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE only panels) | 24 | 00100100 | 36 | |
| 3D | Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits) | 40 | 01000000 | 64 | |
| 3E | Horizontal Sync, Offset (Thfp) = ?? pixels | 10 | 00010000 | 16 | |
| 3F | Horizontal Sync, Pulse Width = ??? pixels | 10 | 00010000 | 16 | |
| 40 | Vertical Sync, Offset (Tvfp) = ? lines       Sync Width = ? lines | 3E | 00111110 | 62 | |
| 41 | Horizontal Vertical Sync Offset/Width upper 2 bits | 00 | 00000000 | 0 | |
| 42 | Horizontal Image Size =??? mm | 25 | 00100101 | 37 | |
| 43 | Vertical image Size = ??? mm | A5 | 10100101 | 165 | |
| 44 | Horizontal Image Size / Vertical image size | 10 | 00010000 | 16 | |
| 45 | Horizontal Border = 0   (Zero for Notebook LCD) | 00 | 00000000 | 0 | |
| 46 | Vertical Border = 0         (Zero for Notebook LCD) | 00 | 00000000 | 0 | |

| | | | | | |
|---|---|---|---|---|---|
| 47 | Bit[7] 0: Non-interlace, 1: Interlace<br>Bit[6:5] 00: Normal display, no strero,　see VESA EDID Spec 1.3<br>Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital<br>composite, 11: Digital separate<br>Bit[2:1]: The interpretation of bits 2 and 1 is dependent on the decode of<br>bits 4 and 3 - see VESA EDID Spec 1.3<br>Bit[0]: See VESA EDID Spec 1.3<br>==> fix=1A | 1A | 00011010 | 26 | |
| 48 | Pixel Clock/10,000<br>(LSB) | 10 | 00010000 | 16 | |
| 49 | Pixel Clock/10,000<br>(MSB) | 2C | 00101100 | 44 | |
| 4A | Horizontal Active　= xxxx pixels<br>(lower 8 bits) | 80 | 10000000 | 128 | |
| 4B | Horizontal Blanking (Thbp)　= xxxx pixels<br>(lower 8 bits) | B8 | 10111000 | 184 | |
| 4C | Horizontal Active/Horizontal blanking (Thbp)<br>(upper4:4 bits) | 70 | 01110000 | 112 | |
| 4D | Vertical Active　= xxxx lines | 38 | 00111000 | 56 | |
| 4E | Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for DE only panels) | 24 | 00100100 | 36 | |
| 4F | Vertical Active : Vertical Blanking (Tvbp)<br>(upper4:4 bits) | 40 | 01000000 | 64 | |
| 50 | Horizontal Sync, Offset (Thfp) = xxxx pixels | 10 | 00010000 | 16 | |
| 51 | Horizontal Sync, Pulse Width = xxxx pixels | 10 | 00010000 | 16 | |
| 52 | Vertical Sync, Offset (Tvfp) = xx lines　　　Sync Width = xx lines | 3E | 00111110 | 62 | |
| 53 | Horizontal Vertical Sync Offset/Width upper 2 bits | 00 | 00000000 | 0 | |
| 54 | Horizontal Image Size =xxx mm | 25 | 00100101 | 37 | |
| 55 | Vertical image Size = xxx mm | A5 | 10100101 | 165 | |
| 56 | Horizontal Image Size / Vertical image size | 10 | 00010000 | 16 | |
| 57 | Horizontal Border = 0　(Zero for Notebook LCD) | 00 | 00000000 | 0 | |
| 58 | Vertical Border = 0　　(Zero for Notebook LCD) | 00 | 00000000 | 0 | |
| 59 | Bit[7] 0: Non-interlace, 1: Interlace<br>Bit[6:5] 00: Normal display, no strero,　see VESA EDID Spec 1.3<br>Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital<br>composite, 11: Digital separate<br>Bit[2:1]: The interpretation of bits 2 and 1 is ependent on the decode of bits 4 and 3 - see VESA EDID Spec 1.3<br>Bit[0]: See VESA EDID Spec 1.3<br>==> fix=1A | 1A | 00011010 | 26 | |
| 5A | Flag | 00 | 00000000 | 0 | |
| 5B | Flag | 00 | 00000000 | 0 | |
| 5C | Flag | 00 | 00000000 | 0 | |
| 5D | Data Type Tag:　Alphanumeric Data String (ASCII)<br>==> fix=FE | FE | 11111110 | 254 | |
| 5E | Flag | 00 | 00000000 | 0 | |
| 5F | Dell P/N 1st Character | 46 | 01000110 | 70 | |
| 60 | Dell P/N 2nd Character | 36 | 00110110 | 54 | |
| 61 | Dell P/N 3rd Character | 34 | 00110100 | 52 | |
| 62 | Dell P/N 4th Character | 4E | 01001110 | 78 | |

| 63 | Dell P/N 5<sup>th</sup> Character | 35 | 00110101 | 53 | |
|----|-----|-----|-----|-----|-----|
| 64 | EDID Revision<br>Bit[6:0] See charts below<br>Bit[7] 0: X-rev, 1: A-rev | 80 | 10000000 | 128 | |
| 65 | Manufacturer P/N | 42 | 01000010 | 66 | |
| 66 | Manufacturer P/N | 31 | 00110001 | 49 | |
| 67 | Manufacturer P/N | 33 | 00110011 | 51 | |
| 68 | Manufacturer P/N | 33 | 00110011 | 51 | |
| 69 | Manufacturer P/N | 48 | 01001000 | 72 | |
| 6A | Manufacturer P/N | 41 | 01000001 | 65 | |
| 6B | Manufacturer P/N (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 4E | 01001110 | 78 | |
| 6C | Flag | 00 | 00000000 | 0 | |
| 6D | Flag | 00 | 00000000 | 0 | |
| 6E | Flag | 00 | 00000000 | 0 | |
| 6F | Data Type Tag:    Manufacturer Specified Data 00 ==>fix=00 | 00 | 00000000 | 0 | |
| 70 | Flag | 00 | 00000000 | 0 | |
| 71 | Color Management | 01 | 00000001 | 1 | |
| 72 | Panel Structure | 81 | 10000001 | 129 | |
| 73 | Frame Rate | 01 | 00000001 | 1 | |
| 74 | Light Controller Interface and Luminance | 9E | 10011110 | 158 | |
| 75 | Outdoor Features | 00 | 00000000 | 0 | |
| 76 | Multi-Media Features | 11 | 00010001 | 17 | |
| 77 | Multi-Media Features | 00 | 00000000 | 0 | |
| 78 | Special Features #1 | 00 | 00000000 | 0 | |
| 79 | Special Features #2 | 0A | 00001010 | 10 | |
| 7A | Special Features #3 | 01 | 00000001 | 1 | |
| 7B | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 0A | 00001010 | 10 | |
| 7C | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 20 | 00100000 | 32 | |
| 7D | (If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h) | 20 | 00100000 | 32 | |
| 7E | Extension flag    (# of optional 128 EDID extension blocks to follow, Typ = 0) | 00 | 00000000 | 0 | |
| 7F | Checksum    (The 1-byte sum of all 128 bytes in this EDID block shall = 0) | E0 | 11100000 | 224 | |