



Product Specification

M195RTN01.0

AU OPTRONICS CORPORATION

() Preliminary Specification

(V) Final Specification

Module	19.5" Color TFT-LCD
Model Name	M195RTN01.0 open cell

<table><tr><td>Customer</td><td>Date</td></tr><tr><td>_____</td><td>_____</td></tr></table>	Customer	Date	_____	_____	<table><tr><td>Approved by</td><td>Date</td></tr><tr><td>_____</td><td><u>15th, Aug 2013</u></td></tr></table>	Approved by	Date	_____	<u>15th, Aug 2013</u>
Customer	Date								
_____	_____								
Approved by	Date								
_____	<u>15th, Aug 2013</u>								
<table><tr><td>Approved by</td><td></td></tr><tr><td>_____</td><td>_____</td></tr></table>	Approved by		_____	_____	<table><tr><td>Prepared by</td><td>Date</td></tr><tr><td>_____</td><td><u>15, Aug 2013</u></td></tr></table>	Prepared by	Date	_____	<u>15, Aug 2013</u>
Approved by									
_____	_____								
Prepared by	Date								
_____	<u>15, Aug 2013</u>								
Note: This Specification is subject to change without notice.	AU Optronics corporation								

Contents

1 Handling Precautions.....	3
2 General Description	3
2.1 Display Characteristics.....	3
2.2 Absolute Maximum Rating of Environment	3
2.3 Optical Characteristics	3
3 TFT-LCD Module	3
3.1 Block Diagram.....	3
3.2 Interface Connection.....	3
3.2.1 Connector Type.....	3
3.2.2 Connector Pin Assignment.....	3
3.3 Electrical Characteristics.....	3
3.3.1 Absolute Maximum Rating	3
3.3.2 Recommended Operating Condition.....	3
3.4 Signal Characteristics	3
3.4.1 LCD Pixel Format.....	3
3.4.2 LVDS Data Format.....	3
3.4.3 Color versus Input Data	3
3.4.4 LVDS Specification.....	3
3.4.5 Input Timing Specification	3
3.4.6 Input Timing Diagram	3
3.5 Power ON/OFF Sequence	3
4 Reliability Test.....	3
5 Mechanical Characteristic	3



Record of Revision

Version	Date	Page	Old description	New Description	Remark
1.0	8/15	5	Pixel pitch 0.2712x 0.2626	271.2 x 262.6	

1 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 3) When the cell surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 4) Since the cell is made of glass, it may break or crack if dropped or bumped on hard surface.
- 5) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 6) Do not press or pat the panel surface by fingers, hand or tooling.
- 7) Please handle TFT cell with care. The FPCs can only sustain for quite limited stress.
- 8) The cell package tray is packed in clean room. Please do pack & unpack it in clean room.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT cell.
- 10) Pls avoid touching COF position while you are doing mechanical design.
- 11) When storing modules as spares for a long time, the following precaution is necessary:
Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.



2 General Description

This specification applies to the 19.5 inch wide Color a-Si TFT-LCD Module M195RTN01.0. The display supports the HD+ 1600(H) x 900(V) screen format and 16.7M colors (RGB 6-bits + Hi-FRC data). The input interface is Dual channel LVDS.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25°C condition:

ITEMS	Unit	SPECIFICATIONS	
Screen Diagonal	[mm]	495.3 (19.5")	
Active Area	[mm]	433.92 (H) x 236.34(V)	
Pixels H x V	-	1600x3(RGB) x 900	
Pixel Pitch	[um]	271.2 x 262.6	
Pixel Arrangement	-	R.G.B. Vertical Stripe	
Display Mode	-	TN Mode, Normally White	
Response Time	[msec]	5 (Typ., on/off)	
Power Consumption	[Watt]	VDD line : PDD (typ)= 3 W	
Weight	[Grams]	335.6 gram	
Electrical Interface	-	Dual channel LVDS	
Support Color	-	16.7M colors (RGB 6-bit + Hi_FRC)	
Surface Treatment	-	Anti-Glare, 3H	
Temperature Range Operating Storage (Shipping)	[°C]	0 to +50 -20 to +60	
Cell transmittance	[%]	6.17 (Typ.)	Base on AUO LED Backlight
		5.27 (Min.)	
Cell thickness	[mm]	1.435	


2.2 Absolute Maximum Rating of Environment

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min.	Max.	Unit	Remark
TOP	Operating Temperature	0	+50	[°C]	Note 2-1
TGS	Glass surface temperature (operation)	0	+65	[°C]	Note 2-1 Function judged only
HOP	Operation Humidity	5	90	[%RH]	Note 2-1
TST	Storage Temperature	-20	+60	[°C]	
HST	Storage Humidity	5	90	[%RH]	

Note 2-1: Temperature and relative humidity range are shown as the below figure.


1. 90% RH Max ($T_a \leq 39^{\circ}\text{C}$)
2. Max wet-bulb temperature at 39°C or less. ($T_a \leq 39^{\circ}\text{C}$)
3. No condensation



Operating Range



Storage Range



2.3 Optical Characteristics


The optical characteristics are measured on the following test condition.

Test Condition:

1. Equipment setup: Please refer to **Note 2-2**.
2. Panel Lighting time: 30 minutes
3. VDD=5.0V, Fv=60Hz, Is=65mA, Ta=25°C


Symbol	Description		Min.	Typ.	Max.	Unit	Remark
T_R	Response Time	Rising Time	-	3.8	5.5	[msec]	Note 2-3 By TRD-100
T_F		Falling Time	-	1.2	2.5		
-		Rising + Falling	-	5	8		
CT	Crosstalk		-	-	1.5	[%]	Note 2-4 By SR-3
F_{dB}	Flicker (Center of screen)		-	-	-20	[dB]	Note 2-5 By SR-3

Note 2-2: Equipment setup :



Note 2-3: Response time measurement

The output signals of photo detector are measured when the input signals are changed from “Black” to “White” (rising time, T_R), and from “White” to “Black” (falling time, T_F), respectively. The response time is interval between the 10% and 90% of optical response. (Black & White color definition: Please refer section 3.4.3)



Note 2-4: Crosstalk measurement

Definition:

$$CT = \text{Max. } (CT_H, CT_V);$$

Where

a. Maximum Horizontal Crosstalk :


$$CT_H = \text{Max. } (|Y_{BL} - Y_{AL}| / Y_{AL} \times 100 \%, |Y_{BR} - Y_{AR}| / Y_{AR} \times 100 \%);$$

Maximum Vertical Crosstalk:

$$CT_V = \text{Max. } (|Y_{BU} - Y_{AU}| / Y_{AU} \times 100 \%, |Y_{BD} - Y_{AD}| / Y_{AD} \times 100 \%);$$


b. Y_{AU} , Y_{AD} , Y_{AL} , Y_{AR} = Luminance of measured location without Black pattern

Y_{BU} , Y_{BD} , Y_{BL} , Y_{BR} = Luminance of measured location with Black pattern



Note 2-5: Flicker measurement

a. Test pattern: It is listed as following.



Gray level = L0



Gray level = L127


R: Red, G: Green, B:Blue

b. Measured position: Center of screen & perpendicular to the screen

3 TFT-LCD Module

3.1 Block Diagram

The following shows the block diagram of the 19.5 inch Color TFT-LCD Module.



3.2 Interface Connection


3.2.1 Connector Type

TFT-LCD Connector	Manufacturer	P-Two	STM
	Part Number	AL230F-A0G1D-P	MSCKT2407P30HB
Mating Connector	Manufacturer	JAE	
	Part Number	FI-X30HL (Locked Type)	

3.2.2 Connector Pin Assignment

PIN #	Symbol	Description	Remark
1	RxO0-	Negative LVDS differential data input (Odd data)	
2	RxO0+	Positive LVDS differential data input (Odd data)	
3	RxO1-	Negative LVDS differential data input (Odd data)	
4	RxO1+	Positive LVDS differential data input (Odd data)	
5	RxO2-	Negative LVDS differential data input (Odd data)	
6	RxO2+	Positive LVDS differential data input (Odd data)	
7	GND	Ground	
8	RxOCLK-	Negative LVDS differential clock input (Odd clock)	
9	RxOCLK+	Positive LVDS differential clock input (Odd clock)	
10	RxO3-	Negative LVDS differential data input (Odd data)	
11	RxO3+	Positive LVDS differential data input (Odd data)	
12	RxE0-	Negative LVDS differential data input (Even data)	
13	RxE0+	Positive LVDS differential data input (Even data)	
14	GND	Ground	
15	RxE1-	Negative LVDS differential data input (Even data)	
16	RxE1+	Positive LVDS differential data input (Even data)	
17	GND	Ground	
18	RxE2-	Negative LVDS differential data input (Even data)	
19	RxE2+	Positive LVDS differential data input (Even data)	
20	RxECLK-	Negative LVDS differential clock input (Even clock)	
21	RxECLK+	Positive LVDS differential clock input (Even clock)	
22	RxE3-	Negative LVDS differential data input (Even data)	
23	RxE3+	Positive LVDS differential data input (Even data)	
24	GND	Ground	
25	NC	No connection (for AUO test only. Do not connect)	
26	NC	No connection (for AUO test only. Do not connect)	

27	NC	No connection (for AUO test only. Do not connect)	
28	VDD	Power Supply Input Voltage	
29	VDD	Power Supply Input Voltage	
30	VDD	Power Supply Input Voltage	



3.3 Electrical Characteristics

3.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.



Symbol	Description	Min	Max	Unit	Remark
VDD	Power Supply Input Voltage	GND-0.3	6.0	[Volt]	Ta=25°C

3.3.2 Recommended Operating Condition

Symbol	Description	Min	Typ	Max	Unit	Remark
VDD	Power supply Input voltage	4.5	5.0	5.5	[Volt]	
IDD	Power supply Input Current (RMS)	-	0.6	0.7	[A]	VDD= 5.0V, Black Pattern, Fv=60Hz
			0.7	0.8	[A]	VDD= 5.0V, Black Pattern, Fv=75Hz
PDD	VDD Power Consumption	-	3.0	4.0	[Watt]	VDD= 5.0V, Black Pattern, Fv=60Hz
			3.5	4.4	[Watt]	VDD= 5.0V, Black Pattern, Fv=75Hz
IRush	Inrush Current	-	-	3.0	[A]	Note 3-1
VDDrp	Allowable VDD Ripple Voltage	-	-	500	[mV]	VDD= 5.0V, Black Pattern, Fv=75Hz

Note 3-1: Inrush Current measurement:

Test circuit:



The duration of VDD rising time: 470us.

3.4.3 Color versus Input Data

The following table is for color versus input data (8bit). The higher the gray level, the brighter the color.

Color	Gray Level	Color Input Data																								Remark
		RED data (MSB :R7, LSB :R0)								GREEN data (MSB :G7, LSB :G0)								BLUE data (MSB :B7, LSB :B0)								
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	
Black	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
White	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
Gray 127	-	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	
Red	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	L255	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Green	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	L255	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0		
Blue	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	L255	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1		


3.4.4 LVDS Specification

a. DC Characteristics:

Symbol	Description	Min	Typ	Max	Units	Condition
V_{TH}	LVDS Differential Input High Threshold	-	-	+100	[mV]	$V_{CM} = 1.2V$
V_{TL}	LVDS Differential Input Low Threshold	-100	-	-	[mV]	$V_{CM} = 1.2V$
$ V_{ID} $	LVDS Differential Input Voltage	100	-	600	[mV]	
V_{CM}	LVDS Common Mode Voltage	+1.0	+1.2	+1.5	[V]	$V_{TH} - V_{TL} = 200mV$


LVDS Signal Waveform:

Use RxOCLK- & RxOCLK+ as example.



b. AC Characteristics:

Symbol	Description	Min	Max	Unit	Remark
F_{DEV}	Maximum deviation of input clock frequency during Spread Spectrum	-	± 3	%	
F_{MOD}	Maximum modulation frequency of input clock during Spread Spectrum	-	200	KHz	



F_{clk} : LVDS Clock Frequency

3.4.5 Input Timing Specification

It only support DE mode, and the input timing are shown as the following table.

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
Tv	Vertical Section	Period	912	934	1564	Th	
Tdisp (v)		Active	900	900	900	Th	
Tblk (v)		Blanking	12	34	664	Th	
Fv		Frequency	50	60	76	Hz	
Th	Horizontal Section	Period	980	1080	1150	Tclk	
Tdisp (h)		Active	800	800	800	Tclk	
Tblk (h)		Blanking	180	280	350	Tclk	
Fh		Frequency	45.6	56.0	78.2	KHz	Note 3-3
Tclk	LVDS Clock	Period	13.0	16.5	22.4	ns	1/Fclk
Fclk		Frequency	44.7	60.5	76.6	MHz	Note 3-4


Note 3-3: The equation is listed as following. Please don't exceed the above recommended value.

$$\begin{aligned} Fh (\text{Min.}) &= Fclk (\text{Min.}) / Th (\text{Min.}); \\ Fh (\text{Typ.}) &= Fclk (\text{Typ.}) / Th (\text{Typ.}); \\ Fh (\text{Max.}) &= Fclk (\text{Max.}) / Th (\text{Min.}); \end{aligned}$$

Note 3-4: The equation is listed as following. Please don't exceed the above recommended value.


$$\begin{aligned} Fclk (\text{Min.}) &= Fv (\text{Min.}) \times Th (\text{Min.}) \times Tv (\text{Min.}); \\ Fclk (\text{Typ.}) &= Fv (\text{Typ.}) \times Th (\text{Typ.}) \times Tv (\text{Typ.}); \\ Fclk (\text{Max.}) &= Fv (\text{Max.}) \times Th (\text{Typ.}) \times Tv (\text{Typ.}); \end{aligned}$$

3.4.6 Input Timing Diagram



3.5 Power ON/OFF Sequence

VDD power, LVDS signal and backlight on/off sequence are as following. LVDS signals from any system shall be Hi-Z state when VDD is off.



Power Sequence Timing

Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
T1	0.5	-	10	[ms]	
T2	0	-	50	[ms]	
T3	500	-	-	[ms]	
T4	100	-	-	[ms]	
T5	0		50	[ms]	Note 3-5 Note 3-6
T6	0	-	150	[ms]	Note 3-6
T7	1000	-	-	[ms]	

Note 3-5 : Recommend setting T5 = 0ms to avoid electronic noise when VDD is off.

Note 3-6 : During T5 and T6 period , please keep the level of input LVDS signals with Hi-Z state.



4 Reliability Test

AUO reliability test items are listed as following table. (*Bare Panel only*)

Items	Condition	Remark
Temperature Humidity Bias (THB)	Ta= 50°C , 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50°C , 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0°C , 300hours	
High Temperature Storage (HTS)	Ta= 60°C , 300hours	
Low Temperature Storage (LTS)	Ta= -20°C , 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Random Frequency: 10 - 200 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Drop Test	Height: 60 cm, package test	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	Note 4-1
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 15KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	Note 4-2
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	
Altitude Test	Operation:18,000 ft Non-Operation:40,000 ft	

Note 4-1: a. A cycle of rapid temperature change consists of varying the temperature from -20°C to 60°C, and back again. Power is not applied during the test.
b. After finish temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 4-2: EN61000-4-2, ESD class B: Certain performance degradation allowed
No data lost
Self-recoverable
No hardware failures.

[illegible]

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
<div style="display: flex; justify-content: space-between;"> <div> <p>UNITED STATES DEPARTMENT OF JUSTICE</p> <p>FEDERAL BUREAU OF INVESTIGATION</p> <p>WASHINGTON, D. C. 20535</p> </div> <div> <p>REPORT OF</p> <p>DATE</p> <p>BY</p> <p>FOR</p> <p>FILE</p> <p>NO.</p> <p>DATE</p> <p>BY</p> <p>FOR</p> <p>FILE</p> <p>NO.</p> <p>DATE</p> <p>BY</p> <p>FOR</p> <p>FILE</p> <p>NO.</p> </div> </div>																																																																																																			

Ver 1.0