



Doc. version :	0.1a
Total pages :	28
Date :	2006.03.06

Product Specification

2.36" COLOR TFT-LCD MODULE

MODEL NAME: A024CN02 V7
(Green Product, RoHS compliance)

< ◆ > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2005 AU Optronics
All Rights Reserved,
Do Not Copy.

Record of Revision

[illegible]



Contents:

A. Physical specification.....	P3
B. Electrical specifications.....	P4
C. Optical specifications.....	P14
D. Reliability test items.....	P16
E. Packing format/outline drawing.....	P17
F. Timing format.....	P19

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	480(W)×234(H)	
2	Active area (mm)	48.0 (W) × 35.685 (H)	
3	Screen size (inch)	2.36 (Diagonal)	
4	Dot pitch (mm)	0.10 (W) × 0.1525 (H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	55.2 (W) × 47.55 (H) × 2.9 (D)	Note 1
7	Weight (g)	TBD	
8	Panel surface treatment	AG, Hard coating	

Note 1: Refer to Page 18 Fig. 1

B. Electrical specifications

1.Pin assignment


Pin no	Symbol	I/O	Description	Remark
1	VCOM	I	Common electrode driving voltage	
2	Vgoff_H	PO	Negative high power supply for gate driver output: -12.5V+VCAC	
3	Vgoff_L	PO	Negative low power supply for gate driver output: -12.5V	
4	C4P	C	Pins to connect capacitance for power circuitry	
5	C4M	C	Pins to connect capacitance for power circuitry	
6	VGH	PO	Positive power supply for gate driver output: +12.5V	
7	FRP	O	Frame polarity output for VCOM	
8	VCAC	C	Define the amplitude of the VCOM swing	
9	Vint3	P	Intermediate voltage for charge Pump	
10	C3P	C	Pins to connect capacitance for power circuitry	
11	C3M	C	Pins to connect capacitance for power circuitry	
12	Vint2	P	Intermediate voltage for charge Pump	
13	C2P	C	Pins to connect capacitance for power circuitry	
14	C2M	C	Pins to connect capacitance for power circuitry	
15	Vint1	P	Intermediate voltage for charge Pump	
16	C1P	C	Pins to connect capacitance for power circuitry	
17	C1M	C	Pins to connect capacitance for power circuitry	
18	PGND	P	Charge Pump Power GND	
19	PVDD	P	Charge Pump Power VDD	
20	DRV	PO	Gate signal for the power transistor of the boost converter	
21	LED Anode	I	For Led Anode voltage	
22	GND	P	Digital GND	
23	FB	P	Main boost regulator feedback input	
24	AVDD	P	Analog power supply	
25	GND	P	Digital GND	
26	VCC	P	Digital power supply	
27	CS	I	Serial communication chip select	
28	SDA	I	Serial communication data input	
29	SCL	I	Serial communication clock input	
30	HSYNC	I	Horizontal sync input	
31	VSNC	I	Vertical sync input	
32	DCLK	I	Clock Input:	

33	D7	I	Data Input: MSB	
34	D6	I	Data Input:	
35	D5	I	Data Input:	
36	D4	I	Data Input:	
37	D3	I	Data Input:	
38	D2	I	Data Input:	
39	D1	I	Data Input:	
40	D0	I	Data Input: LSB	

I: Input; O: Output. VI: voltage input VO: voltage output P:Power.

C: capacitor pin. PO: power out.

Note 1 : Definition of scanning direction. Refer to figure as below



2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	V_{CC}	GND=0	-0.5	7.0	V	
	AV_{DD}	$AV_{SS}=0$	-0.5	7.0	V	
	PV_{DD}	$PV_{SS}=0$	-0.5	7.0	V	
Input signal voltage	Data	-	-0.3	3.6	V	
Operating temperature	Topa	-	-25	70	°C	Ambient temperature

Storage temperature	Tstg	-	0	60	°C	Ambient temperature
---------------------	------	---	---	----	----	---------------------

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V)

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
Power Voltage		V _{CC}	2.7	3.0	3.6	V	
		PV _{DD} ,AV _{DD}	3.0	3.3	3.6	V	
		VCDC	0.25	0.45	0.65	V	
Output Signal voltage	H Level	V _{OH}	V _{CC} -0.4	-	V _{CC}	V	
	L Level	V _{OL}	GND	-	GND+0.4	V	
Input Signal voltage	H Level	V _{IH}	0.7xV _{CC}	-	V _{CC}	V	
	L Level	V _{IL}	GND	-	0.3V _{CC}	V	
Output current	H Level	IOH	-	400	-	uA	
	L Level	IOL	-	-400	-	uA	
Analog stand by current		Ist	-	-	200	uA	DCLK is stopped

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
-	I _{VCC} (Pin 26)	V _{CC} =3.3V	-	2	2.5	mA	-
-	I _{AVDD} (Pin 24)	AV _{DD} =3.3V	1	1.5	2.0	mA	-
-	I _{PVDD} (Pin 19)	PV _{DD} =3.3V	8.5	9	9.5	mA	

c. LED driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current			20	30	mA	
LED voltage	V _L	6.6	7.8	8.6	V	Note1
LED Life Time	L _L	10000			Hr	Note 2,3

Note 1 : Max.voltage :1pcs/4V, FB=0.6V, VL=LED anode(PIN 21)

Note 2 : Ta. = 25°C, I_L = 20mA

Note 3 : Brightness to be decreased to 50% of the initial value

4. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit.
Delay between Hsync and DCLK	Thc	-	-	1	DCLK
Hsync width	Twh	1.0	-	-	DCLK
Hsync period	Th	60	63.56	67	us
Vsync setup time	Tvst	12	-	-	ns

Vsync hold time	Tvhd	12	-	-	ns
Hsync setup time	Thst	12	-	-	ns
Hsync hold time	Thhd	12	-	-	ns
Data set-up time	Tdsu	12	-	-	ns
Data hold time	Tdhd	12	-	-	Ns
Vsync to 1'th gate Output (No CCIR mode)	Tstv	6	13	21	Th
First active video line to 1'th Gate Output for NTSC (CCIR Mode)	Tstv	11	18	26	Th
First active video line to 1'th Gate Output for NTSC (CCIR Mode)	Tstv	17	24	32	Th
SD output stable time	Tst	-	-	30	us
GD output stable time	Tgst	-	500	1000	ns
Serial communication					
Serial clock period	Tsck	320	-	-	ns
Serial clock duty cycle	Tscw	40	50	60	%
Serial clock width	Tssw	120	-	-	ns
Serial data setup time	Tist	120	-	-	ns
Serial data hold time	Tihd	120	-	-	ns
CSB setup time	Tcst	120	-	-	ns
CSB data hold time	Tchd	120	-	-	ns
Chip select distinguish	Tcd	1	-	-	us
Delay between CSB and Vsync	Tcv	1	-	-	us

b. Select data input format

SEL2	SEL1	SEL0	Data input format	Operating frequency
0	0	0	UPS051 path, special data format: DDX	9.7 MHz
0	0	1	UPS052 data format	24.54 MHz
0	1	0	UPS052 data format	27 MHz
0	1	1	YUV mode A data format	24.54 MHz
1	0	0	YUV mode A data format	27 MHz
1	0	1	YUV mode B data format	24.54 MHz
1	1	0	YUV mode B data format	27 MHz
1	1	1	CCIR 656 path, normal data format: DIN	27 MHz

c. Operating mode dependent AC characteristic

UPS051 Mode, SEL [2...0]=[000]

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

Parameter	Symbol	Min.	Typ.	Max.	Unit.
DCLK frequency	Fclk	-	9.7	-	Mhz
DCLK period	Tcph	-	103	-	ns
DCLK duty cycle	Tcw	40	50	60	%Tcph
Delay from Hsync to Source output	Thso	-	56	-	DCLK
Delay from Hsync to Gate output	Thgo	-	45	-	DCLK
Delay from Hsync to Gate output off	Thgz	-	19	-	DCLK
Delay from Hsync to Q1H	Thq	-	39	-	DCLK
Delay from Hsync to FRP	Thf	-	56	-	DCLK
Delay from Hsync to 1'st data input	Ths	84	100	115	DCLK
DC converter osc. Frequency	Fosc	-	303.1	-	khz

d. Operating mode dependent AC characteristic

UPS052 or YUV Mode, SEL [2...0]=[001~110]

Parameter	Symbol	Min.	Typ.	Max.	Unit.
DCLK frequency	Fclk	-	24.54/27	-	Mhz
DCLK period	Tcph	-	40	-	ns
DCLK duty cycle	Tcw	40	50	60	%Tcph
Delay from Hsync to Source output	Thso	-	143	-	DCLK
Delay from Hsync to Gate output	Thgo	-	113	-	DCLK
Delay from Hsync to Gate output off	Thgz	-	48	-	DCLK
Delay from Hsync to Q1H	Thq	-	100	-	DCLK
Delay from Hsync to FRP	Thf	-	143	-	DCLK
Delay from Hsync to 1'st data input	Ths	233	249	264	DCLK
DC converter osc. Frequency	Fosc	-	383.4/ 421.9	-	khz

e. Operating mode dependent AC characteristic

CCIR Mode, SEL [2...0]=[111]

Parameter	Symbol	Min.	Typ.	Max.	Unit.
DCLK frequency	Fclk	-	27	-	Mhz
DCLK period	Tcph	-	40	-	ns
DCLK duty cycle	Tcw	40	50	60	%Tcph
Delay from Hsync to Source output	Thso	-	143	-	DCLK
Delay from Hsync to Gate output	Thgo	-	113	-	DCLK
Delay from Hsync to Gate output off	Thgz	-	48	-	DCLK
Delay from Hsync to Q1H	Thq	-	100	-	DCLK
Delay from Hsync to FRP	Thf	-	143	-	DCLK
Delay from Hsync to 1'st data input	Ths	257	273	288	DCLK
DC converter osc. Frequency	Fosc	-	421.9	-	khz

f. The configuration of serial data at SDA terminal is at below

MSB														LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Register address			X	DATA											

Register parameters

		Address			Content									
No.	Description	D15	D14	D13	D5	D4	D3	D2	D1	D0				
R0	System setting	0	0	0	-	-	GRB	STB	SHDB	SHCB				
R2	Driver Setting	0	1	0	-	-	FPOL	VSET	U/D	SHL				
R3	Timing setting	0	1	1	-	PALM	PAL	SEL2	SEL1	SEL0				
R6	VCAC level setting	1	1	0	-	-	-	VSCL2	VSCL1	VSCL0				
R7	Internal setting	1	1	1	-	TEST MODE			AVGY	DMDA				

Default register settings (**UPS052, 24.54 MHz**)

		Address			Test	MSB										LSB	
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	System setting	0	0	0	0	0	X	X	X	X	X	X	X	1	1	1	1
R2	Driver Setting	0	1	0	0	X	X	X	X	X	X	X	X	0	0	1	1
R3	Timing setting	0	1	1	0	X	X	X	X	X	X	X	0	0	0	0	1
R6	VCAC level setting	1	1	0	0	X	X	X	X	X	X	X	X	X	1	1	0
R7	Internal Register	1	1	1	0	X	X	X	X	X	X	X	0	0	0	1	1

“X” => Don't care.

Default register settings (**UPS051, 9.7 MHz**)

		Address			Test	MSB										LSB	
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	System setting	0	0	0	0	0	X	X	X	X	X	X	X	1	1	1	1
R2	Driver Setting	0	1	0	0	X	X	X	X	X	X	X	X	X	X	1	1
R3	Timing setting	0	1	1	0	X	X	X	X	X	X	X	X	X	0	0	0
R6	VCAC level setting	1	1	0	0	X	X	X	X	X	X	X	X	X	1	1	0

“X” => Don't care.

Default register settings (**CCIR601 27MHz**)

		Address			Test	MSB										LSB	
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	System setting	0	0	0	0	0	X	X	X	X	X	X	X	1	1	1	1
R2	Driver Setting	0	1	0	0	X	X	X	X	X	X	X	X	X	X	1	1
R3	Timing setting	0	1	1	0	X	X	X	X	X	X	X	X	X	1	1	0

R6	VCAC level setting	1	1	0	0	X	X	X	X	X	X	X	X	X	1	1	0
R7	Internal Register	1	1	1	0	X	X	X	X	X	X	X	0	0	0	1	1

“X” => Don't care.

Default register settings (CCIR656 27MHz)

		Address				Test	MSB										LSB
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	System setting	0	0	0	0	0	X	X	X	X	X	X	X	1	1	1	1
R2	Driver Setting	0	1	0	0	X	X	X	X	X	X	X	X	X	X	1	1
R3	Timing setting	0	1	1	0	X	X	X	X	X	X	X	X	X	1	1	1
R6	VCAC level setting	1	1	0	0	X	X	X	X	X	X	X	X	X	1	1	0
R7	Internal Register	1	1	1	0	X	X	X	X	X	X	X	0	0	0	1	1


“X” => Don't care.

Detail register function:

R0	GRB	I	Global reset pin (active low). GRB="L": The controller is resets, the charge pump and DCDC is off. GRB="H": Normal operation. Default setting.
R0	STB	I	Stand by mode (active low). STB="L": T_CON, source driver and DC-DC converter are off. All outputs are High-Z. STB="H": Normal operation. Default setting.
R0	SHDB	I	DC-DC converter shutdown signal (active low) SHDB="L": DC-DC converter is off. Default setting. SHDB="H": DC-DC converter is on.
R0	SHCB	I	Charge pump shutdown signal (active low). SHDB="L": Charge pump is off. SHDB="H": Charge pump is on. Default setting.
R2	U/D	I	Up/down scan control of gate driver. U/D="L": Scan up: First line=G240 → G239 → ... → G2 → Last line=G1. U/D="H": Scan down: First line=G1 → G2 → ... → G239 → Last line=G240. Default setting.
R2	SHL	I	Select left or right shift. SHL="L": Shift left: First data=S480 → S479 → ... → S2 → Last data=S1. SHL="H": Shift right: First data=S1 → S2 → ... → S479 → Last data=S480. Default setting.

R3	PAL	I	NTSC/PAL selection signal PAL="L": Input data format is NTSC (240 active line). Default setting. PAL="H": Input data format is PAL.																		
R3	PALM	I	PAL selection signal PALM="L": Input data format is PAL 1/6,8(280 active line). Default setting. PALM="H": Input data format is PAL 1/6(288 active line). Only available when PAL=H.																		
R3	SEL [2...0]	I	Select input data format.																		
R6	VSCL [2...0]	I	VCAC voltage selection <table><tr><td>VSCL</td><td>VCAC[V]</td></tr><tr><td>010</td><td>5</td></tr><tr><td>011</td><td>5.2</td></tr><tr><td>100</td><td>5.4</td></tr><tr><td>101</td><td>5.6</td></tr><tr><td>110</td><td>5.8</td></tr><tr><td>111</td><td>6</td></tr><tr><td>000</td><td>6.2</td></tr><tr><td>001</td><td>6.4</td></tr></table>	VSCL	VCAC[V]	010	5	011	5.2	100	5.4	101	5.6	110	5.8	111	6	000	6.2	001	6.4
VSCL	VCAC[V]																				
010	5																				
011	5.2																				
100	5.4																				
101	5.6																				
110	5.8																				
111	6																				
000	6.2																				
001	6.4																				
R7	AVGY	I	Luminance data averaging AVGY="L": Only odd Y sample used for YUV conversion AVGY="H": Use odd and even Y sample for YUV conversion. Default setting.																		
R7	DMDA	I	Delta mode data alignment DMDA="L": Data alignment does not take care of Delta pixels arrangement. DMDA="H": Data arrangement takes of the Delta pixels arrangement. Default setting.																		

Charge pump Application circuit




5. Reference Circuit

(Note. both of HS and VS should be connected to GND , VCC or system board but not floating only when using CCIR656 interface)



Version : 0.1a

Page : 13/ 28



	J3
D0	40
D1	39
D2	38
D3	37
D4	36
D5	35
D6	34
D7	33
DCLK	32
Vsync	31
Hsync	30
SCL	29
SDA	28
CS	27
VCC	26
GND	25
AVDD	24
FB1	23
GND	22
LED_Anode	21
DRV1	20
PVDD	19
PGND	18
C1M	17
C1P	16
Vint1	15
C2M	14
C2P	13
Vint2	12
C3M	11
C3P	10
Vint3	9
VCAC	8
FRP	7
VGH	6
C4M	5
C4P	4
Vgoff_L	3
Vgoff_H	2
VCOM	1

CON40

C. Optical specification (Note 1,Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Rise	$\theta = 0^\circ$	-	20	30	ms	Note 4, 6
	Fall		-	30	40	ms	
Contrast ratio	CR	At optimized viewing angle	150	300	-		Note 5, 6
Viewing angle	Top	$CR \geq 10$	10	15	-	deg.	Note 6, 7
	Bottom		30	35	-		
	Left		40	45	-		
	Right		40	45	-		
Brightness		$\theta = 0^\circ$	180	230	-	nits	
White chromaticity shift	X	$\theta = 0^\circ$	(0.26)	(0.31)	(0.36)		
	y		(0.28)	(0.33)	(0.38)		


Note 1. Ambient temperature =25℃.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.
The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$

Note 6. White $V_i = V_{i50} \mp 1.5V$

Black $V_i = V_{i50} \pm 2.0V$

“±” Means that the analog input signal swings in phase with COM signal.


“ $\overline{}$ ” Means that the analog input signal swings out of phase with COM signal.

V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:


Refer to figure as below.



Note 8. 479 dots at the odd scan lines:

Refer to figure as below.


■ Red Dot
 ■ Green Dot
 ■ Blue Dot
 ■ BM



D. Reliability test items:

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70℃ 240Hrs	
2	Low temperature storage	Ta= -25℃ 240Hrs	
3	High temperature operation	Ta= 60℃ 240Hrs	
4	Low temperature operation	Ta= 0℃ 240Hrs	
5	High temperature and high humidity	Ta= 60℃ . 90% RH 240Hrs	Operation
6	Heat shock	-25℃~80℃/50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	±200V,200pF(0Ω), once for each terminal	Non-operation
8	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note: Ta: Ambient temperature.






Fig. 1 Outline dimension of TFT-LCD module

F. Timing format

Serial communication timing




Figure 1: Serial communication diagram




Figure 2: Serial communication timing

Input timing




Figure 3: Drivers timing

Stand-by timing




Figure 4: Stand-by timing diagram

During No CLK, Hsync and Vsync can be stopped. But in all other cases Hsync and Vsync must be active.

Power sequence




Figure 4-1: Data sampling timing

Suggested VCC slew rate




Figure 4-2 Suggested VCC slew rate

Power off sequence




Figure 4-3 Power off sequence

UPS051 timing




Figure 5-1: Data sampling timing




Figure 5-2: RGB format

The timing reference should be made sure that **R1G2 B3** represent the same pixel ; **R4G5B6** represent the same pixel , and so on.

UPS052 timing




Figure 6: Data sampling





Figure 7: Data pre-filtering

UPS052 24.54MHz timing



CLK  24.54MHz / 2

LCDCLK 

SHL="1" and U/D="1", SWD[2..0]=0, D/S=1

DDX

	G1	B1	R1	G3	B3	R3	G5	B5	R5	G7	B7	R7	G9	B9	R9	G11	B11	R11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd line

DDX

	R1	G1	B1	R3	G3	B3	R5	G5	B5	R7	G7	B7	R9	G9	B9	R11	G11	B11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 even line

SHL="0" and U/D="1", SWD[2..0]=0, D/S=1

DDX

	R1	B1	G1	R3	B3	G3	R5	B5	G5	R7	B7	G7	R9	B9	G9	R11	B11	G11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd line

DDX

	B1	G1	R1	B3	G3	R3	B5	G5	R5	B7	G7	R7	B9	G9	R9	B11	G11	R11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 even line

SHL="1" and U/D="0", SWD[2..0]=0, D/S=1

DDX

	R1	G1	B1	R3	G3	B3	R5	G5	B5	R7	G7	B7	R9	G9	B9	R11	G11	B11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 even line

DDX

	G1	B1	R1	G3	B3	R3	G5	B5	R5	G7	B7	R7	G9	B9	R9	G11	B11	R11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd line

SHL="0" and U/D="0", SWD[2..0]=0, D/S=1

DDX

	B1	G1	R1	B3	G3	R3	B5	G5	R5	B7	G7	R7	B9	G9	R9	B11	G11	R11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 even line

DDX

	R1	B1	G1	R3	B3	G3	R5	B5	G5	R7	B7	G7	R9	B9	G9	R11	B11	G11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd line

Figure 8: Data alignment D/S=1

LCDCLK 

SHL="1", SWD[2..0]=0, D/S=0

DDX

	G1	B1	R1	G3	B3	R3	G5	B5	R5	G7	B7	R7	G9	B9	R9	G11	B11	R11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd/even line

SHL="0", SWD[2..0]=0, D/S=0

DDX

	R1	B1	G1	R3	B3	G3	R5	B5	G5	R7	B7	G7	R9	B9	G9	R11	B11	G11
--	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----

 odd/even line

Figure 9: Data alignment D/S=0

UPS052 27MHz timing





Figure 10: Data alignment




Figure 11: Data skip

YUV timing




Figure 12: YUV mode A 24.54MHz Data input format




Figure 13: YUV mode A 27MHz Data input format




Figure 14: YUV mode B 24.54MHz Data input format




Figure 15: YUV mode B 27MHz Data input format

CCIR 656 timing




Figure 12: CCIR Data input format

In CCIR mode, data sampling start after SAV timing codes.

YUV to RGB conversion

Conversion between YUV and RGB follow ITU-R BT 601-5 recommendation

This conversion is used for SEL [2...0] = "011" to "111".

$$R_n = 1.164(Y_{2n-1} - 16) + 1.596(C_{Rn} - 128)$$

$$G_n = 1.164(Y_{2n-1} - 16) - 0.813(C_{Rn} - 128) - 0.392(C_{Bn} - 128)$$

$$B_n = 1.164(Y_{2n-1} - 16) + 2.017(C_{Bn} - 128)$$

Equation1: YUV to RGB conversion formula (PFON=0)

$$R_n = 1.164((Y_{2n-1} + Y_{2n})/2 - 16) + 1.596(C_{Rn} - 128)$$

$$G_n = 1.164((Y_{2n-1} + Y_{2n})/2 - 16) - 0.813(C_{Rn} - 128) - 0.392(C_{Bn} - 128)$$

$$B_n = 1.164((Y_{2n-1} + Y_{2n})/2 - 16) + 2.017(C_{Bn} - 128)$$

Equation2: YUV to RGB conversion formula (PFON=1)

N=1...320 for 24.54 MHz, n=1...360 for 27MHz




Figure 13: CCIR decoding path