

B156XW02 V0

(V) Preliminary	y Specifications
() Final Speci	fications

Module	15.6" HD Color TFT-LCD with LED Backlight design		
Model Name	B156XW02 V0 (H/W:AA)		
Note (🗭)	LED Backlight with driving circuit design		

Customer	Date	Approved by Date
Checked & Approved by	Date	Prepared by
Note: This Specification is subj	ect to change without	NBBU Marketing Division / AU Optronics corporation



Contents

	Handling Precautions	
2.	General Description	5
	2.1 General Specification	
	2.2 Optical Characteristics	
3.	Functional Block Diagram	11
4.	Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	12
5.	Electrical characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	15
6.	Signal Characteristic	16
	6.1 Pixel Format Image	16
	6.2 The input data format	17
	6.3 Integration Interface and Pin Assignment	18
	6.4 Interface Timing	21
7 .	Connector Description	24
	7.1 TFT LCD Module	24
8.	LED Driving Specification	25
	8.1 Connector Description	25
	8.2 Pin Assignment	25
9.	Vibration and Shock Test	26
	9.1 Vibration Test	26
	9.2 Shock Test Spec:	26
10	0. Reliability	
11	1. Mechanical Characteristics	28
	11.1 LCM Outline Dimension	28
	11.2 Screw Hole Depth and Center Position	
12	2. Shipping and Package	
	12.1 Shipping Label Format	
	12.2 Carton package	
	12.3 Shipping package of palletizing sequence	
13	3. Appendix: EDID description	



Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2008/05/02	All	First Edition for Customer		
0.2 2008/06/16	18,19		Update pin assignment	
			Update clock frequency	
0.2 2008/06/16	22		72MHzmax; 69.5MHz	
			typ.	
			Update screw hole	
0.0.000/00/40	29, 30, 31		center location- from	
0.2 2008/06/16			front surface	
			3.1+-0.3mm.	
0.2 2008/06/16	33		Update packing format	
0.2 2008/06/16	34,35,36,37		Update EDID	
0.3 2008/10/21	28		Update screw hole info.	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



2. General Description

B156XW02 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the HD (1366(H) x 768(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156XW02 V0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	it Specifications				
Screen Diagonal	[mm]	391 (15.6W")				
Active Area	[mm]	344.2X193.5				
Pixels H x V		1366x3(RGB) x 768				
Pixel Pitch	[mm]	0.252X0.25	52			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally W	hite			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	220 typ. (5 points average) 187 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		500 typ				
Response Time	[ms]	8 typ / 16 Max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	5.6max. (In	clude Logic	and Blu pov	wer)	
Weight	[Grams]	450 max.				
Physical Size without inverter,	[mm]		Min.	Тур.	Max.	
bracket.		Length	-	-	360	
		Width 210				
		Thickness - 5.5				
Electrical Interface		1 channel LVDS				
Surface Treatment		Glare, Hardness 3H, Reflection < 5%				
Support Color		262K colors	s(RGB 6-bi	t)		



Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	187	220	-	cd/m ²	1, 4, 5.
		heta R	Horizontal (Right)	-	45	-	doareo	
Viewing Ar	nale	$oldsymbol{ heta}$ L	CR = 10 (Left)	-	45	-	degree	4.0
l violving A	igio	$oldsymbol{\phi}$ н	Vertical (Upper)	-	15	-		4, 9
		φ L	CR = 10 (Lower)	-	35	-		
Luminan Uniformi		δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points	-	-	1.65		2, 3, 4
Contrast R	Contrast Ratio			-	500	ı		4, 6
Cross ta	lk	%				TBD		4, 7
			Rising	-	TBD	-		
Response 7	Гime	T_f	Falling	-	TBD	ı	msec	4, 8
		T_{RT}	Rising + Falling	-	8	16		
	Red	Rx		_	TBD	-		
	neu	Ry		_	TBD	_		
	Green	Gx		_	TBD	_		
Color / Chromaticity		Gy		_	TBD	_		
Coodinates	Dive	Bx	CIE 1931	_	TBD	_		4
	Blue	Ву		_	TBD	_		
		Wx		0.263	0.313	0.363		
	White	Wy		0.279	0.329	0.379		
NTSC		%		-	60	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	_	Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


<u> </u>							
Item	Symbol	Min	Max	Unit	Conditions		
Operating Temperature	TOP	0	+50	[°C]	Note 4		
Operation Humidity	HOP	10	90	[%RH]	Note 4		
Storage Temperature	TST	-20	+60	[°C]	Note 4		
Storage Humidity	HST	10	90	[%RH]	Note 4		

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.2	[Watt]	Note 1/2
IDD	IDD Current	-	250	400	[mA]	Note 1/2
lRush	Inrush Current	-	-	1500	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time



5.1.2 Signal Electrical Characteristics


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
VtI	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V _F	3.0	3.2	3.4	[Volt]	(Ta=25°C)
LED Forward Current	I _F		20		[mA]	(Ta=25°C)
LED Power consumption	P_{LED}		4.07	4.4	[Watt]	(Ta=25°C) Note 1
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C)
						I _F =20 mA
						Note 2
Output PWM frequency	F _{PWM}	100	200	20K	Hz	
Duty ratio		5		100	%	

Note 1: Calculator value for reference IF×VF =P

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					1366
1st Line	R G B	R G B		R G	В	R G B
		1	-			
		,	•	1		
			•	•		
			•			
	· .			•		
			•	•		
	,	,	0	1		•
768th Line	R G B	R G B		R G	В	R G B



6.2 The input data format

RxCLKIN		/
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Signal Name	Description	
R5 R4 R3 R2 R1 R0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB) Red-pixel Data	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
G5 G4 G3 G2 G1 G0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) Green-pixel Data	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
B5 B4 B3 B2 B1 B0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) Blue-pixel Data	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface and Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin Signal Description 1 NC No Connection (Reserve) 2 AVDD PowerSupply,3.3V(typical) 3 AVDD PowerSupply,3.3V(typical) 4 DVDD DDC 3.3Vpower 5 NC No Connection (Reserve) 6 SCL DDCData 8 Rino- -LVDSdifferential data input(R0-R5,G0) 9 Rino- -LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 CiklN- -LVDSdifferential clock input 18 CiklN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground-Shield <t< th=""><th></th><th></th><th>signal technology for LCD interface and high speed data transfer device.</th></t<>			signal technology for LCD interface and high speed data transfer device.
2 AVDD PowerSupply,3.3V(typical) 3 AVDD PowerSupply,3.3V(typical) 4 DVDD DDC 3.3Vpower 5 NC No Connection (Reserve) 6 SCL DDCClock 7 SDA DDCData 8 Rino- -LVDSdifferential data input(R0-R5,G0) 9 Rino+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(G2-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 Cikin- -LVDSdifferential clock input 18 CikiN- +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve)	Pin	Signal	Description
3 AVDD PowerSupply,3.3V(typical) 4 DVDD DDC 3.3Vpower 5 NC No Connection (Reserve) 6 SCL DDCClock 7 SDA DDCData 8 Rino	1	NC	No Connection (Reserve)
4 DVDD DDC 3.3Vpower 5 NC No Connection (Reserve) 6 SCL DDCClock 7 SDA DDCData 8 Rino	2	AVDD	PowerSupply,3.3V(typical)
5 NC No Connection (Reserve) 6 SCL DDCClock 7 SDA DDCData 8 Rino- -LVDSdifferential data input(R0-R5,G0) 9 Rino+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 ClkIN- -LVDSdifferential clock input 18 ClkIN- +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) <	3	AVDD	PowerSupply,3.3V(typical)
6 SCL DDCClock 7 SDA DDCData 8 RinO- -LVDSdifferential data input(R0-R5,G0) 9 RinO+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(B1-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 ClkIN- -LVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground-Shield 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 27 NC No Connection (Reserve)	4	DVDD	DDC 3.3Vpower
7 SDA DDCData 8 Rino- -LVDSdifferential data input(R0-R5,G0) 9 RinO+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 CIkIN- -LVDSdifferential clock input 18 CIkIN- +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground-Shield 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) <td>5</td> <td>NC</td> <td>No Connection (Reserve)</td>	5	NC	No Connection (Reserve)
8 Rin0LVDSdifferential data input(R0-R5,G0) 9 Rin0+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1) 13 GND Ground 14 Rin2LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 CIkINLVDSdifferential clock input 18 CIkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	6	SCL	DDCClock
9 Rin0+ +LVDSdifferential data input(R0-R5,G0) 10 GND Ground 11 Rin1- -LVDSdifferential data input(G1-G5,B0-B1) 12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 ClkIN- -LVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 30 NC No Connection (Reserve) <t< td=""><td>7</td><td>SDA</td><td>DDCData</td></t<>	7	SDA	DDCData
10	8	Rin0-	-LVDSdifferential data input(R0-R5,G0)
11	9	Rin0+	+LVDSdifferential data input(R0-R5,G0)
12 Rin1+ +LVDSdifferential data input(G1-G5,B0-B1) 13 GND Ground 14 Rin2- -LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 ClkIN- -LVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	10	GND	Ground
13 GND Ground 14 Rin2LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 CIkINLVDSdifferential clock input 18 CIkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	11	Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
14 Rin2LVDSdifferential data input(B2-B5,HS,VS,DE) 15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 CIkINLVDSdifferential clock input 18 CIkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	12	Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
15 Rin2+ +LVDSdifferential data input(B2-B5,HS,VS,DE) 16 GND Ground 17 ClkINLVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	13	GND	Ground
16 GND Ground 17 ClkIN- -LVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground—Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground—Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	14	Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
17 ClkIN- -LVDSdifferential clock input 18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	15	Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
18 ClkIN+ +LVDSdifferential clock input 19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground—Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground—Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground	16	GND	Ground
19 GND Ground 20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	17	ClkIN-	-LVDSdifferential clock input
20 NC No Connection (Reserve) 21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground—Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground—Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	18	ClkIN+	+LVDSdifferential clock input
21 NC No Connection (Reserve) 22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	19	GND	Ground
22 GND Ground 23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	20	NC	No Connection (Reserve)
23 NC No Connection (Reserve) 24 NC No Connection (Reserve) 25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	21	NC	No Connection (Reserve)
24 NC No Connection (Reserve) 25 GND Ground–Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground–Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	22	GND	Ground
25 GND Ground-Shield 26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground-Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	23	NC	No Connection (Reserve)
26 NC No Connection (Reserve) 27 NC No Connection (Reserve) 28 GND Ground—Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	24	NC	No Connection (Reserve)
27 NC No Connection (Reserve) 28 GND Ground–Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	25	GND	Ground-Shield
28 GND Ground–Shield 29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	26	NC	No Connection (Reserve)
29 NC No Connection (Reserve) 30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	27	NC	No Connection (Reserve)
30 NC No Connection (Reserve) 31 VLED_GND LED Ground 32 VLED_GND LED Ground	28	GND	Ground-Shield
31 VLED_GND LED Ground 32 VLED_GND LED Ground	29	NC	No Connection (Reserve)
32 VLED_GND LED Ground	30	NC	No Connection (Reserve)
	31	VLED_GND	LED Ground
33 VLED_GND LED Ground	32	VLED_GND	LED Ground
	33	VLED_GND	LED Ground




34	NC	No Connection (Reserve)
35	PWM	System PWM Signal Input
36	LED_EN	LED enable pin(+3V Input)
37	NC	No Connection (Reserve)
38	VLED	LED Power Supply 7V-20V
39	VLED	LED Power Supply 7V-20V
40	VLED	LED Power Supply 7V-20V

19 of 36



AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of LVDS inputs are as following.

The module uses a 1000hm resistor between positive and negative data lines of each receiver input



AU OPTRONICS CORPORATION

6.4 Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parai	meter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	50	60	-	Hz
Clock fr	equency	1/ T _{Clock}	65	69.5	72	MHz
	Period	T _V	776	808	1023	
Vertical	Active	T _{VD}	768	768	768	T_Line
Section	Blanking	T _{VB}	8	40	255	
	Period	T _H	1396	1606	2047	
Horizontal Section	Active	T _{HD}	1366	1366	1366	T_{Clock}
	Blanking	T HB	30	240	681	

Note: DE mode only

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off




Power Sequence Timing

	Value			
Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	
T2	0	-	50	
Т3	0	-	50	
T4	400		-	ms
Т5	200		-	
Т6	200	_	-	
T7	0	-	10	



AU OPTRONICS CORPORATION

LED on/off sequence is as follows. Interface signals are also shown in the chart.



	_			
		Values		
Symbol	Min	Тур	Max	Unit
T1	10			
T2	10			
Т3	50			ms
T4	0			
T5	10			

Note: The duty of LED dimming signal should be more than 20% in T2 and T3.



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	I-PEX 20455-040E-12 or compatible
Mating Housing/Part Number	I-PEX 20453-040T-11or compatible



8. LED Driving Specification

8.1 Connector Description

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

8.2 Pin Assignment

Ref. to 6.3



9. Vibration and Shock Test

9.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

9.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



10. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


- 11. Mechanical Characteristics
- 11.1 LCM Outline Dimension-Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



B156XW02 V0 Document Version: 0.3 28 of 36



AU OPTRONICS CORPORATION




B156XW02 V0 Document Version: 0.3 29 of 36



11.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.3 ± 0.3 mm (See drawing)

Screw hole center location, from front surface = 3.1 ± 0.3 mm (See drawing) Screw Torque: Maximum 2.5 kgf-cm



30 of 36



12. Shipping and Package


12.1 Shipping Label Format






12.2 Carton package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



12.3 Shipping package of palletizing sequence



Note: Limit of box palletizing = Max 3 layers(ship and stock conditions)

B156XW02 V0 Document Version: 0.3 32 of 36



13. Appendix: EDID description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	EC	11101100	236
0B	hex, LSB first	20	00100000	32
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	01	0000001	1
11	Year of manufacture	12	00010010	18
12	EDID Structure Ver.	01	0000001	1
13	EDID revision #	03	00000011	3
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128
15	Max H image size (rounded to cm)	22	00100010	34
16	Max V image size (rounded to cm)	13	00010011	19
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10
19	Red/green low bits (Lower 2:2:2:2 bits)	57	01010111	87
1A	Blue/white low bits (Lower 2:2:2:2 bits)	55	01010101	85
1B	Red x (Upper 8 bits)	9C	10011100	156
1C	Red y/ highER 8 bits	5A	01011010	90
1D	Green x	54	01010100	84
1E	Green y	9D	10011101	157
1F	Blue x	26	00100110	38
20	Blue y	1A	00011010	26
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	0000001	1



27		01	0000001	4
	0, 1, 1, 1, 1, 10		00000001	1
28	Standard timing #2	01	0000001	1
29		01	00000001	1
2A	Standard timing #3	01	0000001	1
2B		01	0000001	1
2C	Standard timing #4	01	00000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	00000001	1
30	Standard timing #6	01	0000001	1
31		01	0000001	1
32	Standard timing #7	01	0000001	1
33		01	00000001	1
34	Standard timing #8	01	0000001	1
35		01	0000001	1
36	Pixel Clock/10000 LSB	26	00100110	38
37	Pixel Clock/10000 USB	1B	00011011	27
38	Horz active Lower 8bits	56	01010110	86
39	Horz blanking Lower 8bits	47	01000111	71
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80
3B	Vertical Active Lower 8bits	00	00000000	0
3C	Vertical Blanking Lower 8bits	26	00100110	38
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	30	00110000	48
3F	HorzSync.Width	20	00100000	32
40	VertSync.Offset : VertSync.Width	34	00110100	52
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	58	01011000	88
43	Vertical Image Size Lower 8bits	C1	11000001	193
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A	associates in E	00	00000000	0
4B		0F	0000000	15
4C		00	00000000	0
4D		00	00000000	0
4E			00000000	0
4E 4F		00		
		00	00000000	0
50		00	00000000	0
51 56XW02		00	00000000	0



52		00	00000000	0
53		00	00000000	0
54		00	0000000	0
55		00	0000000	0
56		00	00000000	0
57		00	00000000	0
58		00	00000000	0
59		20	00100000	32
5A	Detailed timing/monitor	00	0000000	0
5B	descriptor #3	00	00000000	0
5C		00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	0000000	0
6D	descriptor #4	00	0000000	0
6E	descriptor #4	00	0000000	0
6F		FE	11111110	254
70		00	0000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	35	00110001	53
74	Manufacture P/N	36	00110110	54
75	Manufacture P/N	58	01011000	88
76	Manufacture P/N	57	01011000	87
77	Manufacture P/N	30	00110000	48
78	Manufacture P/N	32	00110000	50
79	Manufacture P/N	20	0010000	32
79 7A	Manufacture P/N	56		
7B			01010110	86
	Manufacture P/N	30	00110000	48
7C 56XW02 V0 Docum		20	00100000	32



	Product Specification AU OPTRONICS CORPORATION					
7D		0A	00001010	10		
7E	Extension Flag	00	00000000	0		
7F	Checksum	2E	00101110	46		