

(٧) Preliminary Specifications
() Final Specifications

Module	10.1" WSVGA Color TFT-LCD with LED Backlight design			
Model Name	B101AW03 V1 HW: 0A			
Note (🗭)	LED Backlight with driving circuit design			

Customer	Date					
Checked & Approved by	Date					
Note: This Specification is subject to change without notice.						

Approved by	Date				
	09/30/2008				
Prepared by					
	09/30/2008				
NBBU Marketing Division / AU Optronics corporation					



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Characteristic	16
6.1 Pixel Format Image	16
6.2 The input data format	16
6.3 Integration Interface and Pin Assignment	18
6.4 Interface Timing	19
7. Connector Description	22
7.1 TFT LCD Module	22
8. LED Driving Specification	23
8.1 Connector Description	23
8.2 Pin Assignment	23
9. Vibration and Shock Test	24
9.1 Vibration Test	24
9.2 Shock Test Spec:	24
10. Reliability	25
11. Mechanical Characteristics	26
11.1 LCM Outline Dimension	26
11.2 Screw Hole Depth and Center Position	28
12. Shipping and Package	29
12.1 Shipping Label Format	29
12.2 Carton package	30
12.3 Shipping package of palletizing sequence	31
13. Appendix: EDID description	32



Record of Revision

Vei	Version and Date		Old description	New Description	Remark
0.1	2008/09/30	AII	First Edition for Customer		
0.2	2008/12/03	21	Panel (LED) LED power sequence	Panel (LED) LED power sequence → waveform & parameter updated	
0.2	2008/12/03	29	Shipping label format	Shipping label format → information updated	
0.2	2008/12/03	32-	EDID description	EDID description → addition	
0.3	2008/12/26	27	2D drawing (back)	2D drawing (back) → updated with rotation	
0.3	2008/12/26	32-	EDID description	EDID description → update for CLK spec modify	
0.4	2008/01/15	6	RGB color spec	RGB color spe → from TBD to value definition	
0.4	2008/01/15	32-	EDID description	EDID description → update for CLK spec modify	
0.5	2008/02/02	27	2D drawing (back)	2D drawing (back) → update the shipping label position	
0.5	2008/12/03	29	Shipping label format	Shipping label format → information updated	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



2. General Description

B101AW03 V1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WSVGA (1024(H) x 600(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B101AW03 V1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	255.54 (10.1 W")				
Active Area	[mm]	222.72 x 12	25.28			
Pixels H x V		1024 x 3(R	GB) x 600			
Pixel Pitch	[mm]	0.2175 (H)	X 0.2088 (V)		
Pixel Format		R.G.B. Vert	ical Stripe			
Display Mode		Normally W	hite //			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	• • •	points avera	• /		
Luminance Uniformity		1.25 max. (5 points); 1.	6 max (13 p	oints)	
Contrast Ratio		400:1 typ; 300:1 min				
Response Time	[ms]	16 typ / 25 Max				
Nominal Input Voltage VDD	[Volt]	olt] +3.3 typ.				
Power Consumption	[Watt]	2.8 max.				
Weight	[Grams]	190 max.				
Physical Size without inverter,	[mm]		Min.	Тур.	Max.	
bracket.		Length	234.5	235.0	235.5	
		Width	142.5	143.0	143.5	
		Thickness	-	-	5.2	
Electrical Interface		1 channel LVDS				
Glass thickness	mm	0.5mm				
Surface Treatment		Anti-glare, Hardness 3H				
Support Color		262K colors	s (RGB 6-bi	t)		



Temperature Range		
Operating	[°C]	0 to +50
Storage (Non-Operating)	[°C]	-20 to +60
RoHS Compliance		RoHS Compliance
•		


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Condit		Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points a	verage	170	200	-	cd/m ²	1, 4, 5.
\(\frac{1}{2} \cdot \frac{1}{2} \cdot \frac{1}{2	1 .	$ heta_R \ heta_L$	Horizontal CR = 10	(Right) (Left)	40 40	45 45	-	degree	
Viewing Ar	ngie	Ψ _H Ψ _L	Vertical CR = 10	(Upper) (Lower)	10 30	15 35	-		4, 9
Luminance Un	iformity	δ_{5P}	5 Poi	nts	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ_{13P}	13 Po	ints	-	-	1.60		2, 3, 4
Contrast R	atio	CR			300	400	-		4, 6
Cross ta	lk	%					4		4, 7
		T_r	Risir	ng	-	-	-		
Response 7	Time	T_f	Falli	Falling		-	-	msec	4, 8
		T_{RT}	Rising +	Falling	-	16	25		
	Red	Rx			0.558	0.588	0.618		
		Ry			0.321	0.351	0.381		
	Green	Gx			0.312	0.342	0.372		
Color / Chromaticity	Orcen	Gy			0.537	0.567	0.597		
Coordinates	Blue	Bx	CIE 1	931	0.128	0.158	0.188		4
	Diue	Ву			0.093	0.123	0.153		
	White	Wx			0.283	0.313	0.343		
	vviiite	Wy			0.299	0.329	0.359		
NTSC		%			-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	Maximum Brightness of five points
δ _{W5} =	Minimum Brightness of five points
_ 2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight



for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (0) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 10.1 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


	<u> </u>				
Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	10	90	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenguency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	0.50	-	[Watt]	Note 1/2
IDD	IDD Current	-	150	-	[mA]	Note 1/2
lRush	Inrush Current	-	-	1500	[mA]	Note 3
VDDrp	Allowable	-	_	100	[mV]	
	Logic/LCD Drive				р-р	
	Ripple Voltage					

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time



5.1.2 Signal Electrical Characteristics:


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform





LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V _F		4		[Volt]	(Ta=25°C)
LED Forward Current	I _F		20	30	[mA]	(Ta=25°ℂ)
LED Power consumption	P _{LED}		2.16		[Watt]	(Ta=25°C) Note 1
LED Life-Time	N/A	10,000	1	-	Hour	(Ta=25°C) I _F =20 mA Note 2
Output PWM frequency	F _{PWM}	100	200	20K	Hz	
Duty ratio		5		100	%	

Note 1: Calculator value for reference IFxVF =P

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

Note 3: This panel will support lower duty ration at PWM conditional frequency. The PWM frequency constrain between 100Hz to 300Hz and a same typical 200Hz. The duty ration will support from 5% to 100%

AU OPTRONICS CORPORATION

6. Signal Characteristic


6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1024
1st Line	R G B	R G B		R G I	B R G B
		:		:	
	;		i i		
		.	•		.
		.			.
		.			
	:	:			.
		•	•	•	•
	;	:		÷	:
	\vdash			\Box	
600th Line	R G B	R G B		R G I	B R G B

6.2 The input data format: TBD

Note: Output signals from any system shall be low or High-impedance state when VDD is off.





Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	·
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2 B1	Blue Data 2	
	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 54.2MHZ.The signal is
		used to strobe the pixel data and DE signals. All
		pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
	_	data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface and Pin Assignment: TBD

Pin	Signal	Description	Pin	Signal	Description
1	NC	No Connection	21	NC	No Connection (Reserve)
2	AVDD	PowerSupply,3.3V(typical)	22	GND	Ground
3	AVDD	PowerSupply,3.3V(typical)	23	NC	No Connection (Reserve)
4	DVDD	DDC 3.3Vpower	24	NC	No Connection (Reserve)
5	NC	No Connection (Reserve)	25	GND	Ground - Shield
6	SCL	DDCClock	26	NC	No Connection (Reserve)
7	SDA	DDCData	27	NC	No Connection (Reserve)
8	Rin0-	-LVDS differential data input(R0-R5,G0)	28	GND	Ground - Shield
9	Rin0+	+LVDS differential data input(R0-R5,G0)	29	NC	No Connection (Reserve)
10	GND	Ground	30	NC	No Connection (Reserve)
11	Rin1-	-LVDS differential data input(G1-G5,B0-B1)	31	VLED_GND	LED Ground
12	Rin1+	+LVDS differential data input(G1-G5,B0-B1)	32	VLED_GND	LED Ground
13	GND	Ground	33	VLED_GND	LED Ground
14	Rin2-	-LVDS differential data input(B2-B5,HS,VS,DE)	34	NC	No Connection (Reserve)
15	Rin2+	+LVDS differential data input(B2-B5,HS,VS,DE)	35	PWM	System PWM Signal Input
16	GND	Ground	36	LED_EN	LED enable pin(+3V Input)
17	CIkIN-	-LVDS differential clock input	37	NC	No Connection (Reserve)
18	ClkIN+	+LVDS differential clock input	38	VLED	LED Power Supply 5V~21V
19	GND	Ground	39	VLED	LED Power Supply 5V~21V
20	NC	NC	40	VLED	LED Power Supply 5V~21V

18 of 34



6.4.1 Timing Characteristics

Basically, interface timings should match the 1024 x 600 /60Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-		60		Hz
Clock frequency		1/ T _{Clock}		54.8		MHz
	Period	T _V		650		
Vertical	Active	T _{VD}		600		${f T}_{\sf Line}$
Section	Blanking	T _{VB}		50		
	Period	T _H		1405		
Horizontal	Active	T _{HD}		1024		T _{Clock}
Section	Blanking	T _{HB}		381		

Note: DE mode only



AU OPTRONICS CORPORATION


6.4.2 Timing diagram



6.5 Power ON/OFF Sequence:

6.5.1 Panel Power Sequence

VDD power and LED on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



		Value		
Parameter	Min.	Тур.	Max.	Unit
T1	0.5	-	10	[ms]
T2	30	40	50	[ms]
Т3	200	-	-	[ms]
T4	10	-	-	[ms]
T5	10	-	-	[ms]
Т6	0	-	-	[ms]
T7	10	-	-	[ms]
Т8	100	-	-	[ms]
Т9	0	16	50	[ms]
T10	-	-	10	[ms]
T11	1000	-	-	[ms]



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX / IPEX compatible
Type / Part Number	IPEX 20455-040E-12
Mating Housing/Part Number	IPEX 20453-040T-11



8. LED Driving Specification

8.1 Connector Description

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

8.2 Pin Assignment

Ref. to 6.3



9. Vibration and Shock Test

9.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

9.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



10. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°ℂ, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°ℂ, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



11. Mechanical Characteristics


11.1 LCM Outline Dimension:



B101AW01 V0 (Document Version: 0.4) 26 of 34



AU OPTRONICS CORPORATION



B101AW01 V0 (Document Version: 0.4) 27 of 34




11.2 Screw Hole Depth and Center Position:

Screw hole maximum depth, from side surface = 2.0 mm (See drawing)

Screw hole center location, from front surface = 2.8 ± 0.3 mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm





12. Shipping and Package

12.1 Shipping Label Format:



Manufactured MMAVW Model No: B101AW03 V0 AU Optronics MADE IN CHINA (SOI)

HW: 1A FW:1













12.2 Carton package:





12.3 Shipping package of palletizing sequence:





13. Appendix: EDID description

	B101AW03 V1 EDID Code				
Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	D2	11010010	210	
0B	hex, LSB first	31	00110001	49	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	0000001	1	
11	Year of manufacture	13	00010011	19	
12	EDID Structure Ver.	01	0000001	1	
13	EDID revision #	03	00000011	3	
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128	
15	Max H image size (rounded to cm)	16	00010110	22	
16	Max V image size (rounded to cm)	0D	00001101	13	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10	
19	Red/green low bits (Lower 2:2:2:2 bits)	66	01100110	102	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	96	10010110	150	
1C	Red y/ highER 8 bits	59	01011001	89	
1D	Green x	57	01010111	87	
1E	Green y	91	10010001	145	
1F	Blue x	28	00101000	40	
20	Blue y	1F	00011111	31	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 1 Established timing 2	00	00000000	0	
25	Established timing 2 Established timing 3	00	0000000	0	
26	Standard timing #1	01	00000001	1	
27	Clandard tilling #1	01	0000001	1	
28	Standard timing #2	01	0000001	1	
29	Otandard tilling #2	01	0000001	1	
29 2A	Standard timing #3	01	00000001	1	
2B	Glandard liffling #5	01	00000001	1 1	
2C	Standard timing #4	01	0000001	1 1	
2D	Standard tillling #4	01	00000001	1 1	

) 32 of 34 B101AW01 V0 (Document Version: 0.4)



	AU OPTRONICS CORPORATION				
2E	Standard timing #5	01	0000001	1	
2F		01	0000001	1	
30	Standard timing #6	01	0000001	1	
31		01	0000001	1	
32	Standard timing #7	01	0000001	1	
33		01	0000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	B0	10110000	176	
37	Pixel Clock/10000 USB	13	00010011	19	
38	Horz active Lower 8bits	00	00000000	0	
39	Horz blanking Lower 8bits	40	01000000	64	
3A	HorzAct:HorzBlnk Upper 4:4 bits	41	01000001	65	
3B	Vertical Active Lower 8bits	58	01011000	88	
3C	Vertical Blanking Lower 8bits	19	00011001	25	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	20	00100000	32	
3E	HorzSync. Offset	18	00011000	24	
3F	HorzSync.Width	88	10001000	136	
40	VertSync.Offset : VertSync.Width	31	00110001	49	
41	Horz‖ Sync Offset/Width Upper 2bits	00	0000000	0	
42	Horizontal Image Size Lower 8bits	DF	11011111	223	
43	Vertical Image Size Lower 8bits	7D	01111101	125	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	00	0000000	0	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B 4C		0F	00001111	15	
		00	0000000	0	
4D 4E		00		0	
4E 4F			00000000	0	
50		00	0000000	0	
51		00	00000000	0	
52		00	0000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0

B101AW01 V0 (Document Version: 0.4) 33 of 34



62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	30	00110000	48	0
74	Manufacture P/N	31	00110001	49	1
75	Manufacture P/N	41	01000001	65	Α
76	Manufacture P/N	57	01010111	87	W
77	Manufacture P/N	30	00110000	48	0
78	Manufacture P/N	33	00110011	51	3
79	Manufacture P/N	20	00100000	32	
7A	Manufacture P/N	56	01010110	86	V
7B	Manufacture P/N	31	00110001	49	1
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	50	01010000	80	
			SUM	6144	

SUM to HEX 1800