

CUSTOMER APPROVAL SHEET

	Company Name	
	MODEL	
	CUSTOMER	Title:
	APPROVED	Name :
	APPROVAL FOR SPECIF	ICATIONS ONLY (Spec. Ver) ICATIONS AND ES SAMPLE (Spec. Ver) ICATIONS AND CS SAMPLE (Spec. Ver)
AUO PM:		
P/N : _ Comme	<u> </u>	

Doc. Version: 0.1
Total Pages: 26
Date : 2009.07.13

Product Specifications

1.5" COLOR TFT-LCD MODULE

Model Name :	A015AN05 V2
Planned Lifetime:	From 2009/Apr. to 2010/Aug.
Phase-out Control:	From 2010/Jun. to 2010/Aug.
EOL Schedule:	2010/Aug.

- < > Preliminary Specification
- <

 > Final Specification

Note: The content of this specification is subject to change without notice.

© 2009 AU Optronics All Rights Reserved



A015AN05 V2 Product Spec	Version	0.1
	Page	1/ 26

Record of Revision


Version	Revise Date	Page	Content	
0.0	2009/04/22		First draft	
0.1 2009/07/13		3	Update the weight of module	
		15	Update viewing angle TYP spec of Bottom and add Min. spec.	



A015AN05 V2 Product Spec	Version	0.1
	Page	2/ 26

Table of contents

A. Physical Specifications	3
B. Electrical Specifications	4
C. Optical Specifications	15
D. Reliability Test Items	17
E. Packing Form	19
F. Outline drawing	20
Note: Any stress or attachment on the back of the LCD module is forbidden	20
G. Appendix	21
H. Suggested Application Note	22



A. Physical Specifications

No.	Item	Specification	Remark
1	Display resolution (dot)	280 (W) ×220 (H)	
2	Active area (mm)	29.96 (W) ×22.66 (H)	
3	Screen size (inch)	1.48 (Diagonal)	
4	Dot pitch (mm)	0.107 (W) ×0.103 (H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	37.06 (W) ×34.0 (H) ×2.6(D)	Note 1
7	Weight (g)	5.5	
8	Panel surface treatment	Hard coating (3H)	

Note 1: Refer to Fig. 5



A015AN05 V2 Product Spec	Version	0.1
	Page	4 / 26

B. Electrical Specifications

1. Pin assignment (Note1)

	/O	Description	Remark
OM I		Common electrode driving signal	
(С	Power setting capacitor connect pin	
(С	Power setting capacitor connect pin	
(С	Power setting capacitor connect pin	
(С	Power setting capacitor connect pin	
Н	С	Positive power for scan driver	
(С	Power setting capacitor connect pin	
(С	Power setting capacitor connect pin	
off_H (С	Negative power supply (High) for G1~G220 outputs	
off L (С	Negative power supply (High) for G1~G220 outputs	
	С	Power setting capacitor connect pin	
(С	Power setting capacitor connect pin	
DD1 (С	FRP level supply	
) (0	Frame polarity output for panel Vcom	
ND F	Р	Ground pin for digital circuit	
P	Р	Power supply for charge pump	
ED+ F	Р	LED power anode	
ED-	Р	LED power cathode	
C F	Р	Power supply for digital circuits	3.0V~3.6V
ND F	Р	Ground pin for analog circuits	
DD F	Р	Power supply for analog circuits	
YNC I		Horizontal sync input. Negative polarity	
YNC I		Vertical sync input. Negative polarity	
LK I		Clock signal; latch data onto line latches at the rising edge	
I		Data input: MSB	
I		Data input	
(С	Power setting capacitor connect pin	Note2
В І		Global reset pin	
I		Serial communication chip select	Note3
A I			Note3
			Note3
	P		
			1
	<u>. </u>		
	=		
A L C ND mmy			I Serial communication data input I Serial communication clock input P Power supply for digital circuits P Ground pin for digital circuits - Dummy pad

I: input; O: output, P: power

Note 1: For definition of scanning direction, please refer to figure as follows:



Note 2:The capacitor of V9(pin31) is needed.


Note 3: Please refer to application note for 3-wire serial communication setting.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A015AN05 V2 Product Spec	Version	0.1
	Page	5/ 26

2. Equivalent circuit of I/O





A015AN05 V2 Product Spec	Version	0.1
	Page	6 / 26

3. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
0	VCC	GND=0V	-0.5	5	V	
Supply Voltage	AVDD	AGND=0V	-0.5	5.5	V	
	VGH	AGND=GND=0V	0	16	V	
TFT-LCD Power Voltage	Vgoff_H	AGND=GND=0V	-10	0	V	
vollage	Vgoff_L	AGND=GND=0V	-16	0	V	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.5	5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	0	8	V	
VCOM AC Power Voltage	AVDD1	AGND=GND=0V	0	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	0	5	V	
/COM Input Voltage	VCOM	AGND=GND=0V	-2.9	5.6	V	
	V1	AGND=GND=0V	0	16	V	
	V2	AGND=GND=0V	0	8	V	
	V3	AGND=GND=0V	0	16	V	
	V4	AGND=GND=0V	-16	0	V	
Storage Temperature	Tstg	-	-25	80	$^{\circ}\!\mathbb{C}$	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



A015AN05 V2 Product Spec	Version	0.1
	Page	7 / 26

Electrical characteristics

a. Typical operating conditions (GND = AGND = 0V)

Ite	m	Symbol	Min.	Тур.	Max.	Unit	Remark
		V _{CC}	3.0	3.3	3.6	V	
Powers	supply	AV_DD	3.0	3.3	3.6	V	
Output	H Level	V_{OH}	Vcc-0.4				
Signal voltage	L Level	V _{OL}	GND		GND+0.4		
Input	H Level	V _{IH}	0.7V _{CC}	-	V _{CC}	V	
Signal voltage	L Level	V _{IL}	GND	-	0.3V _{CC}	V	
Output	H Level	IOH		10		uA	
current	L Level	IOL		-10		uA	
Analog s	-	lst			200	uA	DCLK is stopped
\/OO\/\\	, ,,	AVDD1	4.4	5.6	5.8	V	
VCOM V	oltage	$V_{ exttt{CDC}}$	0.30	0.45	0.60	V	
Internal \	√oltage	VCP	6.5	-	8.8	V	
Positive Sup		VGH	12	13	14	V	
Negative Power supply (Low)		VGoff_L	-14	-13	-12	V	
Negative Power supply (High)		VGoff_H	-8.4	-7.4	-6.4	V	

b. Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

	Operating value of	Withstanding
Pin name	Operating value of	Withstanding
i iii iidiii s	capacitors (μF)	voltage (V)
VCC	1 to 10	6.3
AVDD	1 to 10	6.3
AVDD1	1 to 10	10
VGH	1 to 10	16
Vgoff_H, Vgoff_L	1 to 10	16
V1, V2	1 to 10	16
V3, V4	1 to 10	16
V5, V6	1 to 10	16
V7, V8	1 to 10	16
V9	4.7 to 10	6.3(Note1)
VCP	4.7 to 10	16
FRP	10	16

Note1: The capacitors of V9 (31pin) is needed.

Note2: Typical operating capacitors reference suggested reference application circuit



A015AN05 V2 Product Spec	Version	0.1
	Page	8 / 26

c. Current consumption (GND = AGND = 0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Current	I _{CC}	V _{CC} = 3.3V	-	2	2.5	mA	Note1
	I _{DD}	AV _{DD} = 3.3V	-	1.5	2.0	mA	Note2

Note1:This power consumption doesn't include LED power consumption.

Note2:Test condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=5.67MHz, frame rate:60Hz.

d. LED driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
	I _{LED-anode}	22	25	25.5	mA	Note1
LED voltage	VL	3.0	3.3	3.6	V	Note2


Note1: LED-.=0V

Note2: V_L = LED+ (PIN 17), LED Max. Voltage: 1pcs/3.6V, LED Min. Voltage: 1pcs/3.0V. @I_IFD=25mA.


5. Input timing AC characteristic

(VCC=3.3V, AVDD=3.3V, AGND=GND=0V, TA=-25°C~85°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK period time	t _{DCLK}	37	-	-	ns	
HSYNC period time	Th	60	63.56	67	us	
VSYNC setup time	Tvst	12	-	-	ns	
VSYNC hold time	Tvhd	12	-	-	ns	
HSYNC setup time	Thst	12	-	-	ns	
HSYNC hold time	Thhd	12	-	-	ns	
Data setup time	Thst	12	-	-	ns	
Data hold time	Thhd	12	-	-	ns	
HSYNC width	Thsw	1	1	96	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6Th		
DCLK duty cycle	Tcwh/Tcwl	40	50	60	%	



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



6. AC Timing

a. UPS051 Timing conditions

Note1: Horizontal display position:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	5.62	5.67	12	MHz	
Period			t _H		360		t _{DCLK}	
	Display period		t _{hd}		280		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	61	62	64	t _{DCLK}	Note1
	Front porch		t _{hfp}	19	18	16	t _{DCLK}	
	Pulse width		t _{hsw}	1	25	56	t _{DCLK}	
	Period	Odd Even	t _V	256	262.5	264	t _H	
	Display period	Odd Even	t _{vd}		220	t _H		
VSYNC	Back porch	Odd	t _{vb}		23		t _H	
VSTINC	васк рогоп	Even	۷vb	23.5			чн	
	Front norsh	Odd	4	13	19.5	21	4	
	Front porch	Even	t √f	12.5	19	20.5	t _H	
	Pulse width	Odd Even	t _{vsw}	1 t _{DCLK}	3 t _H	6 t _H	-	

Available display starts from the data of 63 t_{DCLK} when back porch value (t_{hbp}) set 62.


Note2: UPS051 support interlacing input format


Note3: UPS051 support non-interlacing input format. Odd field only or even field only



UPS051 Input Horizontal Timing Chart

A015AN05 V2 Product Spec	Version	0.1
	Dogo	10/26







A015AN05 V1 Product Spec	Version	0.1
	Page	11 / 26

b. UPS052 Timing conditions

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23.3	24.54	25.7	MHz	
	Period		t _H		1560		t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	248	249	251	t _{DCLK}	Note1
	Front porch		t _{hfp}	32	31	29	t _{DCLK}	
	Pulse width		t _{hsw}	1	25	56	t _{DCLK}	
	Period	Odd	4	256	262.5	264	4	
		Even	t _V	250	202.5	204	t _H	
	Display period	Odd	+	220			t _H	
	Display period	Even	\mathbf{t}_{vdisp}		220	Ч		
VSYNC	Back porch	Odd	$t_{\sf vb}$	23			- t _H	Note2
VSTNC	Back porch	Even	Vb	23.5			чн	Notez
	Front porch	Odd	t _{vf}	13	19.5	21	+	
	Tront porch	Even	L ∨f	12.5	19	20.5	− t _H	
	Pulse width	Odd	+	1 t	3 t _⊢	6 t.	-	
	r uise wiutii	Even	t _{vsw}	1 t _{DCLK}	ુ ા⊬	6 t _H		

Note1: Horizontal display position:

Available display starts from the data of 266 t_{DCLK} when back porch value (t_{hbp}) set 249.


Note2: UPS052 support interlacing input format


Note3: UPS052 support non-interlacing input format. Odd field only or even field only.


AIN	A015AN05 V2 Product Spec	Version	0.1
		Page	12 / 26

Invalid data $t_H = t_{bp} + t_{hdisp} + t_{hfp}$ **t**hbp Invalid data **t**hsw HSYNC DCLK Data

UPS052 Input Horizontal Timing Chart







7. 3-wire serial communications

For 3-wire serial communication timing, it is shown in Fig.2. For register setting, please refer to application note.

8. DC-DC Converter Circuit

A015AN05 contains one high-power step-up DC-DC converte for active matrix TFT LCDs.

a. Charge Pump Block Diagram

The VCC Voltage is used for internal pump circuit to generate VCP/VGH/Vgoff_H/ Vgoff_L/Vcac for gate and VCOM used.




Fig. 1 charge pump diagram



A015AN05 V2 Product Spec	Version	0.1
	Page	15 / 26

C. Optical Specifications

				1			
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	θ=0°	-	25	50	ms	Note 4
Fall	Tf		-	30	60	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	ı		Note 5, 6
Viewing angle							
Тор			40	50	-		
Bottom		CR□10	45	55	-	deg.	Note 7
Left			50	60	-		
Right			50	60	=		
Brightness (25mA)	Y_{L}	θ=0°	TBD	300	-	cd/m ²	Note 8
\M/bita abramaticity	Х	θ=0°	TBD	(0.31)	TBD		
White chromaticity	у	θ=0°	TBD	(0.33)	TBD		


Note 1 Ambient temperature = 25□.

Note 2 Measured in the dark room

Note 3 Measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4 Definition of response time:

Output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



Response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to the figure as follows.

Note 5 Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6 White Vi = $V_{i50} \rightarrow 1.5V$


Black Vi = $V_{i50} \pm 2.0V$

"±" means that the analog input signal swings in phase with COM signal.

 $^{\text{"}+}$ " means that the analog input signal swings out of phase with COM signal.


V_{i50}. The analog input voltage when transmission is 50%

100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.



Note 7 Definition of viewing angle:

Refer to the figure as follows.



Note 8 Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 9 Gray level inversion direction: 6 o'clock



A015AN05 V2 Product Spec	Version	0.1
	Page	17 / 26


D. Reliability Test Items

No.	Test items	Condition	ons	Remark
1	High temperature storage	Ta = 80 □	240Hrs	
2	Low temperature storage	Ta = -25□	240Hrs	
3	High temperature operation	Ta = 60 □	240Hrs	
4	Low temperature operation	Ta = 0 □	240Hrs	
5	High temperature and high humidity	Ta = 60 □. 90% RH	240Hrs	Operation
6	Heat shock	-25□~80□, 50 cycles, 2H	Non-operation	
7	Electrostatic discharge	Air-mode : +/- 8kV		
•	Zioon ootano aisonai go	Contact-mode : +/- 4kV	Note.2, 3	
		Random vibration:		
8	Vibration (with carton)	0.015G ² /Hz from 5~200H	Z	IEC 68-34
		-6dB/Octave from 200~5		
9	Drop (with carton)	Height: 60cm		
	Liop (with carton)	1 corner, 3 edges, 6 surfa	ices	

Note1 Ta: Ambient temperature.

Make sure protection film(s) on top of polarizer or back of LCD module is/are removed before RA test.

Note2: ESD Testing Flow as the below,



Note 3. ESD testing method. Ambient: 24~26°C, 56~65%RH

Instruments: Noiseken ESS-2000,

Operation System: "CT30AA-A" and adapter "A015AN04 V5T0" Test Mode: Operating mode, test pattern: colorbar+8Gray scale

Test Method:


Contact Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point

Air Discharge: 150pF(330Ω) 1sec, 5 points, 10 times/point

Test point:




A015AN05 V2 Product Spec	Version	0.1
	Page	18 / 26




The metal casing is connected to power supply ground (0V) at four corners. All register commands are repeating transfer.

AIM	A015AN05 V2 Product Spec	Version	0.1
		Page	19 / 26


E. Packing Form






F. Outline drawing

Note: Any stress or attachment on the back of the LCD module is forbidden.





G. Appendix




Fig. 2 3-wire programming function timing Fig. 5 Outline dimension of TFT-LCD module





Fig. 3 Panel color Filter Alignment



H. Suggested Application Note

A015AN05 is designed with smart integration advance (SIA) concept for DSC application. This panel integrated not only source driver & gate driver, but also built in power generator and embedded serial communication interface for the function setting.

A015AN05 is supported by two kinds of input timing format: UPS051 and UPS052. Customers can use 3-wire serial port for setting register and select different timing for their own design feature.

In this document, we list essential parameters for configuration. Please follow our recommend setting to achieve the best performance. In the last page, we provide application circuit to drive A015AN05.

For A015AN05 driving circuit design, you just need input one set of power 3.3V, because the charge-pump circuit inside the driver IC produces Vgh & Vgl. The external peripheral is very simple and good for saving BOM cost for customers.


1. 3-wire serial communication AC timing

Parameter	Symbol	Min.	Тур.	Max.	Unit
Serial clock	Tsck	320	_		ns
SCL pulse duty	Tscw	40	50	60	%
Serial data setup time	Tist	120	_	-	ns
Serial data hold time	Tiht	120	-	-	ns
Serial clock high/low	Tssw	120	=	=	ns
Chip select distinguish	Tcd	1	-	-	us
Time that the CSB to Vsync	Tcv	1	-	-	us

2. The configuration of serial data at SDA terminal is at below

MSB LSB

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Register address								DAT	A						



3. Recommend register table for UPS051 timing

		Address															
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	Scan direction	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	1
R1	Data setting	0	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0
R2	Source IC setting	0	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	1	1	0	0
R3	Timing select	0	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	0	0	0
R4	VCAC level setting	1	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	1	1	0
R5	HBLK setting	1	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0
T0	DRV setting	0	0	0	1	0	Х	Х	Х	Х	1	1	0	0	0	0	0

0.1

23 / **26**

4. Recommend register table for UPS052 timing

		Addr	Address														
No.	Description	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	Scan direction	0	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	1
R1	Data setting	0	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Χ	0	1
R2	Source IC setting	0	1	0	0	0	Х	Х	Х	Х	Х	Х	Х	1	1	0	0
R3	Timing select	0	1	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	0	0	1
R4	VCAC level setting	1	0	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	1	1	0
R5	HBLK setting	1	0	1	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	0
T0	DRV setting	0	0	0	1	0	Х	Х	Х	Х	1	1	0	0	0	0	0

[&]quot;X"=>Don't care

5. Register detail description

a. Register R0

Bit	Function
D0	Up/down scan direction: "0" => Down to up
	"1" => Up to down
D1	Left/Right scan direction: "0" => Left to right
	"1" =>Right to left

b. Register R1

Bit	Function
D0	"0" =>When UPS051 mode selected
	"1" =>When UPS052 mode selected
D1	Always fixed at "0"

[&]quot;X" =>Don't care

A015AN05 V2 Product Spec	Version	0.1
	Page	24 / 26

c. Register R2

Bit	Function
D0	Always fixed at "0"
D1	Always fixed at "0"
D2	Standby mode setting: "0" => Turn off driver & DCDC
	"1" => Normal operating
D3	Global reset setting:
	"0" =>Driver control register is in reset state, all setting to default value.
	"1" =>Normal operating;

d. Register R3

Bit	Function		
D0	"0" => To select UPS051 timing		
	"1" => To select UPS052 timing		
D1	Always fixed at "0"		
D2	Always fixed at "0"		

e. Register R4 *

Bit	Function
D0	Always fixed at "0"
D1	Always fixed at "1"
D2	Always fixed at "1"


^{*} Set VCOM AC level = 5.6V (Amplitude)

f. Register R5

Bit	Function				
	Select the horizontal input delay timing				
D1~D0	DL1	DL0	NO.	Level	
	0	0	+0		
	0	1		Unit:	
	1	0	+1	DCLK	
	1	1	+2		

g. Register T0

Bit	Function
D4	PWM shutdown control circuit setting "0" => PWM control circuit will be shut down.
D4	"1" => PWM control circuit will be stat down. "1" => PWM control circuit normal operation. (Default)
D5	Charge pump shutdown setting "0" => Charge pump will be shut down. "1" => Charge pump normal operation. (Default)
D6	Internal charge pump structure select "0" => Charge pump input voltage disable. (Default) "1" => Charge pump input voltage enable.



Suggested reference application circuit

External LED circuit





Fig. 9 External LED driver Circuit

Note:


Please refer to suggestion power and standby on/off sequence.

Power supply VCC (typical 3.3V) and AVDD (typical 3.3V) are required to provide driver IC power and generate all necessary voltages for LCD related circuits.

We recommend the external LED driver circuit provide a constant 25mA for LED backlight unit. We suggest SPI setting must be turn off DRV signal. The capacitors of C28 will be used shrinkage IC.




Suggestion power on/off sequence



We recommend power on/off sequence that base on application circuit to make sure power on/off function can work successfully in every time power on.

Note: In standby mode, VSYNC signal will don't care, but we suggestion VSYNC is disable.

Suggestion Standby on/off sequence



Note: xx means don't care this signal.

We recommend standby on/off sequence that base on application circuit to make sure function can work successfully.