



**Version: 0**  
**Date: 2005/12/06**

## **Product Functional Specification**

**14.1 inch WXGA Color TFT LCD Module**  
**Model Name: B141EW02 V.1**

**(u) Preliminary Specification**

**( ) Final Specification**

**Note: This Specification is subject to change without notice.**

# Contents

<b>1.0 Handling Precautions .....</b>	<b>4</b>
<b>2.0 General Description .....</b>	<b>5</b>
2.1 Display Characteristics.....	5
2.2 Functional Block Diagram .....	6
<b>3.0 Absolute Maximum Ratings .....</b>	<b>7</b>
<b>4.0 Optical Characteristics .....</b>	<b>8</b>
<b>5.0 Signal Interface .....</b>	<b>10</b>
5.1 Connectors .....	10
5.2 Signal Pin .....	10
5.3 Signal Description .....	11
5.4 Signal Electrical Characteristics .....	12
5.5 Signal for Lamp connector .....	12
<b>6.0 Pixel Format Image .....</b>	<b>13</b>
<b>7.0 Parameter guide line for CCFL Inverter.....</b>	<b>13</b>
<b>8.0 Interface Timings.....</b>	<b>14</b>
8.1 Timing Characteristics.....	14
8.2 Timing Definition .....	15
<b>9.0 Power Consumption .....</b>	<b>16</b>
<b>10. Power ON/OFF Sequence .....</b>	<b>17</b>
<b>11.0 Reliability /Safety Requirement.....</b>	<b>18</b>
11.1 Reliability Test Conditions .....	18
11.2 Safety .....	18
<b>12.0 Shipping and Packing dimension.....</b>	<b>19</b>
12.1 Shipping Label Format .....	19
12.2 Carton packing.....	20
12.3 Shipping packing of palletizing sequence .....	21
<b>13.0 Mechanical Characteristics .....</b>	<b>23</b>
13.1 LCM Outline dimension (Front View) .....	23
13.2 LCM Outline Dimension (Rear View) .....	24
13.3 Screw Hole Depth and Center Position.....	25
<b>14.0 EDID Data.....</b>	<b>27</b>

## II Record of Revision

Version and Date	Page	Old description	New Description	Remark
V.0 2005/12/6	All	First Release	NA	

# 1.0 Handling Precautions

- 1) Do not press or scratch the surface harder than a HB pencil lead because the polarizers are very fragile and could be easily damaged.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water droplets or oil immediately. Long contact with the droplets may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Protect the module from static electricity and insure proper grounding when handling. Static electricity may cause damage to the CMOS Gate Array IC.
- 7) Do not disassemble the module.
- 8) Do not press the reflector sheet at the back of the module.
- 9) Avoid damaging the TFT module. Do not press the center of the CCFL Reflector when it was taken out from the packing container. Instead, press at the edge of the CCFL Reflector softly.
- 10) Do not rotate or tilt the signal interface connector of the TFT module when you insert or remove other connector into the signal interface connector.
- 11) Do not twist or bend the TFT module when installation of the TFT module into an enclosure (Notebook PC Bezel, for example). It should be taken into consideration that no bending/twisting forces are applied to the TFT module from outside when designing the enclosure. Otherwise the TFT module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local regulations for disposal.
- 13) The LCD module contains a small amount of material that has no flammability grade, so it should be supplied by power complied with requirements of limited power source (2.11, IEC60950 or UL1950).
- 14) The CCFL in the LCD module is supplied with Limited Current Circuit (2.4, IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

## 2.0 General Description

This specification applies to the 14.1 inch Color TFT/LCD Module B141EW01

This module is designed for a display unit of notebook style personal computer.

The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver).

All input signals are LVDS interface compatible.

This module does not contain an inverter card for backlight.


### 2.1 Display Characteristics

The following items are characteristics summary on the table under 25 °C condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	357.7 (14.1")
Active Area	[mm]	303.36(H) x 189.6(V)
Pixels H x V		1280(x3) x 800
Pixel Pitch	[mm]	0.237
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally White
Typical White Luminance (CCFL=6.0mA)	[cd/m <sup>2</sup> ]	200 Typ., 170 Min. (5 points average)
Contrast Ratio		300:1 Min., 400:1 Typ.
Response Time	[msec]	25 Typ., 35 Max.
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.
Typical Power Consumption (VDD line + VCFL line)	[Watt]	5.0 Typ.
Weight	[Grams]	400 g Typ., 420 g Max.
Physical Size	[mm]	320 Max(W) x 206 Max.(H) x 5.5(D) Max.
Electrical Interface		R/G/B Data, 3 Sync, Signals, Clock (4 pairs LVDS)
Support Color		Native 262K colors (RGB 6-bit data driver)
Surface treatment		Haze 25%, Hard coating 3H, Anti-glare type
Temperature Range Operating Storage (Shipping)	[°C] [°C]	0 to +50 -20 to +60
RoHS compliance		RoHS compliance

## 2.2 Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches Color TFT/LCD Module:



### 3.0 Absolute Maximum Ratings


Absolute maximum ratings of the module is as following:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	[Volt]	
Input Voltage of Signal	Vin	-0.3	VDD+0.3	[Volt]	
CCFL Current	ICFL	2.5	7	[mA]	
CCFL Ignition Voltage	Vs	—	1200	Vrms	<b>Note 1</b>
Operating Temperature	TOP	0	+50	[°C]	<b>Note 2</b>
Operating Humidity	HOP	5	95	[%RH]	<b>Note 2</b>
Storage Temperature	TST	-20	+60	[°C]	<b>Note 2</b>
Storage Humidity	HST	5	95	[%RH]	<b>Note 2</b>
Vibration			1.5,10-500/Random	[G Hz]	30 min,x/y/z axis
Shock			240, 2 ,x/y/z axis	[G ms]	Half sine wave

Note 1: Duration = 50msec

Note 2: Maximum Wet-Bulb should be 39°C and No condensation.


#### Wet bulb temperature chart



Operating Range



Storage Range




## 4.0 Optical Characteristics

The optical characteristics are measured under stable conditions as follows under 25°C condition


Item	Unit	Conditions	Min.	Typ.	Max.	Note
Viewing Angle (CR = 10) CR: Contrast Ratio	[degrees]	Horizontal (Right)	40	45	-	
		(Left)	40	45	-	
		Vertical (Upper)	15	20	-	
		(Lower)	30	35	-	
Uniformity		5 Points	-		1.2	(1)
		13 Points	-		1.5	(2)
Contrast ratio (Center)			300	400	-	
Response Time	[msec]	Rising	-	15	20	
		Falling	-	10	15	
Color Chromaticity Coordinates (CIE) (Normal view angle)		Red x	0.550	0.580	0.610	
		Red y	0.310	0.340	0.370	
		Green x	0.280	0.310	0.340	
		Green y	0.520	0.550	0.580	
		Blue x	0.125	0.155	0.185	
		Blue y	0.115	0.145	0.175	
		White x	0.283	0.313	0.343	
		White y	0.299	0.329	0.359	
White Luminance (CCFL 6.0mA)	[cd/m <sup>2</sup> ]	5 points average	170	200	-	(1)
Cross talk	%		--	---	1.4	(3)

Note (1): 5 points position (Display area: 303.36 mm x 189.6 mm)





Note (2): 13 points position



Note (3): Definition of Cross Talk ( $D_{CT}$ )



$$D_{CT} = |Y_B - Y_A| / Y_A \times 100 (\%)$$

$$Y_A, Y_B = (511, 127) \text{ or } (170, 383) \text{ or } (853, 383) \text{ or } (511, 639)$$

Where :

$Y_A$  = Luminance of measured location without darkest gray pattern ( $\text{cd/m}^2$ )

$Y_B$  = Luminance of measured location with darkest gray pattern ( $\text{cd/m}^2$ )



(C) Copyright AU Optronics

Dec., 2003 All Rights Reserved.

No Reproduction and Redistribution Allowed.

9/30

B141EW02 V1

## 5.0 Signal Interface

### 5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

<b>Connector Name / Designation</b>	For Signal Connector
<b>Manufacturer</b>	JAE
<b>Type / Part Number</b>	FI-XB30SL-HF10
<b>Mating Housing/Part Number</b>	FI-X30H
<b>Mating Contact/Part Number</b>	FI-XC3-1-15000

<b>Connector Name / Designation</b>	For Lamp Connector
<b>Manufacturer</b>	JST
<b>Type / Part Number</b>	BHSR-02VS-1
<b>Mating Type / Part Number</b>	SM02B-BHSS-1-TB

### 5.2 Signal Pin

Pin#	Signal Name	Pin#	Signal Name
1	GND	2	VDD
3	VDD	4	V <sub>EDID</sub>
5	Aging	6	CLK <sub>EDID</sub>
7	DATA <sub>EDID</sub>	8	RxIN0-
9	RxIN0+	10	GND
11	RxIN1-	12	RxIN1+
13	GND	14	RxIN2-
15	RxIN2+	16	GND
17	RxCLKIN-	18	RxCLKIN+
19	GND	20	NC
21	NC	22	GND
23	NC	24	NC
25	GND	26	NC
27	NC	28	GND
29	NC	30	NC

### 5.3 Signal Description

The module uses a LVDS receiver embedded in AUO's ASIC. LVDS is a differential signal technology for LCD interface and high-speed data transfer device.

Signal Name	Description
V <sub>EDID</sub>	+3.3V EDID Power
CLK <sub>EDID</sub>	EDID Clock Input
DATA <sub>EDID</sub>	EDID Data Input
RxIN0-, RxIN0+	LVDS differential data input(Red0-Red5, Green0)
RxIN1-, RxIN1+	LVDS differential data input(Green1-Green5, Blue0-Blue1)
RxIN2-, RxIN2+	LVDS differential data input(Blue2-Blue5, Hsync, Vsync, DSPTMG)
RxCLKIN-, RxCLKIN0+	LVDS differential clock input
VDD	+3.3V Power Supply (Internal 2.5V logic operation)
GND	Ground

**Note:** Input signals shall be in low status when VDD is off.

Internal circuit of LVDS inputs are as following.

Signal Name	Description	
+RED5 +RED4 +RED3 +RED2 +RED1 +RED0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB) <b>(Red-pixel Data)</b>	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
+GREEN 5 +GREEN 4 +GREEN 3 +GREEN 2 +GREEN 1 +GREEN 0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) <b>(Green-pixel Data)</b>	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
+BLUE 5 +BLUE 4 +BLUE 3 +BLUE 2 +BLUE 1 +BLUE 0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) <b>(Blue-pixel Data)</b>	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
-DTCLK	<b>Data Clock</b>	The typical frequency is 71.1 MHz. The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high.
DSPTMG	<b>Display Timing</b>	This signal is stored at the falling edge of -DTCLK. When the signal is high, the pixel data shall be valid to be displayed.

VSYNC	<b>Vertical Sync</b>	The signal is synchronized to -DTCLK .
HSYNC	<b>Horizontal Sync</b>	The signal is synchronized to -DTCLK .

**Note:** Output signals from any system shall be low or Hi-Z state when VDD is off.


## 5.4 Signal Electrical Characteristics

Input signals shall be in low status when VDD is off.

It is recommended to refer the specifications of SN75LVDS86DGG (Texas Instruments) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
VTH	Differential Input High Voltage( $V_{cm}=+1.2V$ )	—	100	[mV]
VTL	Differential Input Low Voltage( $V_{cm}=+1.2V$ )	-100	—	[mV]
VCM	LVDS input common mode voltage	1.125	1.375	[V]




## 5.5 Signal for Lamp connector

Pin #	Signal Name
1	Lamp High Voltage
2	Lamp Low Voltage

## 6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.



## 7.0 Parameter guide line for CCFL Inverter

Parameter	Min	DP-1	Max	Units	Condition
White Luminance 5 points average	170	200	—	[cd/m <sup>2</sup> ]	(Ta=25°C)
CCFL current (ICFL)	2.5	6.0	7.0	[mA] rms	(Ta=25°C) <b>(Note 2)</b>
CCFL Frequency (FCFL)	50	60	65	[KHz]	(Ta=25°C) <b>(Note 3)</b>
CCFL Ignition Voltage (Vs)	—	1000	1200	[Volt] rms	(Ta= 25°C) <b>(Note 4)</b>
CCFL Voltage (Reference) (VCFL)	—	660	—	[Volt] rms	(Ta=25°C) <b>(Note 5)</b>
CCFL Power consumption (PCFL)	—	4.2	—	[Watt]	(Ta=25°C) <b>(Note 5)</b>

**Note 1:** DP-1 are AUO recommended Design Points.

\*1 All of characteristics listed are measured under the condition using the AUO Test inverter.

(C) Copyright AU Optonics

Dec., 2003 All Rights Reserved.

B141EW02 V1

No Reproduction and Redistribution Allowed.

\*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

\*3 In designing an inverter, it is suggested to check safety circuit ver carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.

\*4 Generally, CCFL has some amount of delay time after applying start-up voltage. It is recommended to keep on applying start-up voltage for 1 [Sec] until discharge.

\*5 The CCFL inverter operating frequency must be carefully chosen so that no interfering noise stripes on the screen were induced.

\*6 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.

**Note 2:** It should be employed the inverter, which has “Duty Dimming”, if ICCFL is less than 4mA.

**Note 3:** The CCFL inverter operating frequency should be carefully determined to avoid interference between inverter and TFT LCD.

**Note 4:** The inverter open voltage should be designed larger than the lamp starting voltage at T=0°C, otherwise backlight may be blinking for a moment after turning on or not be able to turn on. The open voltage should be measured after ballast capacitor. If an inverter has shutdown function it should keep its open voltage. for longer than 1 second even if lamp connector is open.

**Note 5:** Calculator value for reference (ICFL×VCFL=PCFL)

## 8.0 Interface Timings


Basically, interface timings should match 1280x800 /60Hz manufacturing guideline timing.

### 8.1 Timing Characteristics

Symbol	Description	Min	Typ	Max	Unit
DOTCLK	DOTCLK Frequency	-	71.1	-	[MHz]
T <sub>CLOCK</sub>	DOTCLK cycle time	-	14	-	[nsec]
T <sub>H</sub>	X total time	1303	1440	2047	[tck]
T <sub>HD</sub>	X active time	1280	1280	1280	[tck]
T <sub>HB</sub>	X blank time	23	160	767	[tck]
T <sub>V</sub>	Y total time	803	823	1023	[tx]
T <sub>VD</sub>	Y active time	800	800	800	[tx]
V <sub>sync</sub>	Frame rate	—	60	—	[Hz]

**Note:** DE mode

## 8.2 Timing Definition



## 9.0 Power Consumption

Input power specifications are as follows;

Symbol	Parameter	Min	Typ	Max	Units	Condition
<b>Module</b>						
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Load Capacitance 20uF
PDD	VDD Power	—	0.8	—	[Watt]	Max: All black pattern
IDD	IDD Current	—	(TBD)	—	[mA]	Max: All black pattern
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	—	—	100	[mV] p-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise	—	—	100	[mV] p-p	
<b>Lamp</b>						
ICFL	CCFL current	2.5	6.0	7.0	[mA] rms	(Ta=25°C)
VCFL	CCFL Voltage (Reference)	—	660	—	[Volt] rms	(Ta=25°C)
PCFL	CCFL Power consumption	—	4.2	—	[Watt]	(Ta=25°C)
<b>Total Power Consumption</b>		—	5.0	—	[Watt]	(Without inverter)


**Note: VDD=3.3V**



## 10. Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.

Sequence of Power-on/off and signal-on/off



Parameter	Value			Units
	Min.	Typ.	Max.	
T1	0.5	-	10	[ms]
T2	0	-	50	[ms]
T3	0	-	50	[ms]
T4	400	-	-	[ms]
T5	200	-	-	[ms]
T6	200	-	-	[ms]
T7	0	-	10	[ms]

## 11.0 Reliability /Safety Requirement

### 11.1 Reliability Test Conditions

Items	Required Condition
Temperature Humidity Bias	40°C/90%,300Hr
High Temperature Operation	50°C/20%,300Hr
Low Temperature Operation	0°C,300Hr
Continuous Life	25°C ,300 hours
On/Off Test	25°C ,ON/10 sec. OFF/10sec., 30,000 cycles
Hot Storage	60°C/20% RH ,300 hours
Cold Storage	-20°C/50% RH ,300 hours
Thermal Shock Test	-20°C/30 min ,60°C/30 min, 100cycles
Hot Start Test	50°C/1 Hr min. Power on/off per 5 minutes, 5 times
Cold Start Test	0°C/1 Hr min. Power on/off per 5 minutes, 5 times
Shock Test (Non-Operating)	240G, 2ms, Half sine wave
Vibration Test (Non-Operating)	Sinusoidal vibration, 1.5G zero-to-peak, 10 to 500 Hz, 0.5 octave/minute in each of three mutually perpendicular axes.
ESD	Contact : ±8KV, operation, class B Air : ±15KV, operation, class B
Altitude Test	0~14000 ft / operation / Ramp 2000ft/min. 0~40000 ft /non-operation/Ramp 2000ft/min.
Maximum Side Mount Torque	2.5 kgf.cm .

Note1: CCFL Life: 15,000 hours minimum

Note2: MTBF(Excluding the CCFL) : 30,000 hours with a confidence level 90%


Note3: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost.  
Self-recoverable. No hardware failures.

### 11.2 Safety

UL1950

12.0 Shipping and Packing dimension

12.1 Shipping Label Format




Note 1:

IC Combination	Control Code	H/W
Source IC: NEC Gate IC: MEC	1AXXG	1A
Source IC: NT Gate IC: NT	2AXXG	2A

## 12.2 Carton packing


The outside dimension of carton is 454(L)mm\* 388(W)mm\* 352(H)mm, carton and cushion weight are 2920g.



## 12.3 Shipping packing of palletizing sequence

By air : 6 \*4 layers, one pallet put 24 boxes, total 480 pcs module.

By sea : 6 \*5 layers, one pallet put 30 boxes, total 600 pcs module.







## 13.2 LCM Outline Dimension (Rear View)





Fig 2-LCM outline dimensions (Back side)



Note1: Start from right side




### 13.3 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.5 mm (See drawing)

Screw hole center location, from front surface =  $3.1 \pm 0.1$  mm (See drawing)

Suggestions: Customers' Screw maximum length = 2.3 mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm





## 14.0 EDID Data

HEX	FUNCTION	Value HEX	Value BIN	Value DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	44	01000100	68
0B	hex, LSB first	21	00100001	33
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	01	00000001	1
11	Year of manufacture	0F	00001111	15
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	03	00000011	3
14	Video input definition	80	10000000	128
15	Max H image size	1E	00011110	30
16	Max V image size	13	00010011	19
17	Display Gamma	78	01111000	120
18	Feature support	0A	00001010	10
19	Red/green low bits	87	10000111	135
1A	Blue/white low bits	C5	11000101	197
1B	Red x/ high bits	94	10010100	148
1C	Red y	57	01010111	87
1D	Green x	4F	01001111	79
1E	Green y	8C	10001100	140
1F	Blue x	27	00100111	39
20	Blue y	25	00100101	37
21	White x	50	01010000	80

(C) Copyright AU Optonics

Dec., 2003 All Rights Reserved.

B141EW02 V2

No Reproduction and Redistribution Allowed.

<b>22</b>	White y	<b>54</b>	01010100	84
<b>23</b>	Established timing 1	<b>00</b>	00000000	0
<b>24</b>	Established timing 2	<b>00</b>	00000000	0
<b>25</b>	Manufacturer's Timing	<b>00</b>	00000000	0
<b>26</b>	Standard timing #1	<b>01</b>	00000001	1
<b>27</b>		<b>01</b>	00000001	1
<b>28</b>	Standard timing #2	<b>01</b>	00000001	1
<b>29</b>		<b>01</b>	00000001	1
<b>2A</b>	Standard timing #3	<b>01</b>	00000001	1
<b>2B</b>		<b>01</b>	00000001	1
<b>2C</b>	Standard timing #4	<b>01</b>	00000001	1
<b>2D</b>		<b>01</b>	00000001	1
<b>2E</b>	Standard timing #5	<b>01</b>	00000001	1
<b>2F</b>		<b>01</b>	00000001	1
<b>30</b>	Standard timing #6	<b>01</b>	00000001	1
<b>31</b>		<b>01</b>	00000001	1
<b>32</b>	Standard timing #7	<b>01</b>	00000001	1
<b>33</b>		<b>01</b>	00000001	1
<b>34</b>	Standard timing #8	<b>01</b>	00000001	1
<b>35</b>		<b>01</b>	00000001	1
<b>36</b>	Pixel Clock/10,000 (LSB)	<b>C7</b>	11000111	199
<b>37</b>	Pixel Clock/10,000 (MSB)	<b>1B</b>	00011011	27
<b>38</b>	Horiz. Active pixels(Lower 8 bits)	<b>00</b>	00000000	0
<b>39</b>	Horiz.Blanking (Lower 8 bits)	<b>A0</b>	10100000	160
<b>3A</b>	Horiz. Active pixels:Horiz. Blanking (Upper4:4 bits)	<b>50</b>	01010000	80
<b>3B</b>		<b>20</b>	00100000	32
<b>3C</b>		<b>17</b>	00010111	23
<b>3D</b>	Vert. Active pixels:Vert. Blanking (Upper4:4 bits)	<b>30</b>	00110000	48
<b>3E</b>		<b>30</b>	00110000	48
<b>3F</b>		<b>20</b>	00100000	32
<b>40</b>	Vert. Sync. Offset=xx lines, Sync Width=xx lines	<b>36</b>	00110110	54
<b>41</b>	Horz. Ver. Sync/Width (upper 2 bits)	<b>00</b>	00000000	0
<b>42</b>	Hori. Image size (Lower 8 bits)	<b>30</b>	00110000	48

43	Vert. Image size (Lower 8 bits)	BE	10111110	190
44	Hori. Image size : Vert. Image size (Upper 4 bits)	10	00010000	16
45		00	00000000	0
46		00	00000000	0
47		18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A		00	00000000	0
4B		0F	00001111	15
4C		00	00000000	0
4D		00	00000000	0
4E		00	00000000	0
4F		00	00000000	0
50		00	00000000	0
51		00	00000000	0
52		00	00000000	0
53		00	00000000	0
54		00	00000000	0
55		00	00000000	0
56		00	00000000	0
57		00	00000000	0
58		00	00000000	0
59		20	00100000	32
5A	Flag	00	00000000	0
5B	Flag	00	00000000	0
5C	Flag	00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32

<b>68</b>		<b>20</b>	00100000	32
<b>69</b>		<b>20</b>	00100000	32
<b>6A</b>		<b>20</b>	00100000	32
<b>6B</b>		<b>20</b>	00100000	32
<b>6C</b>	Flag	<b>00</b>	00000000	0
<b>6D</b>	Flag	<b>00</b>	00000000	0
<b>6E</b>	Flag	<b>00</b>	00000000	0
<b>6F</b>	Data type tag:ASCII string	<b>FE</b>	11111110	254
<b>70</b>	Flag	<b>00</b>	00000000	0
<b>71</b>	Manufacture P/N	<b>42</b>	01000010	66
<b>72</b>	Manufacture P/N	<b>31</b>	00110001	49
<b>73</b>	Manufacture P/N	<b>34</b>	00110100	52
<b>74</b>	Manufacture P/N	<b>31</b>	00110001	49
<b>75</b>	Manufacture P/N	<b>45</b>	01000101	69
<b>76</b>	Manufacture P/N	<b>57</b>	01010111	87
<b>77</b>	Manufacture P/N	<b>30</b>	00110000	48
<b>78</b>	Manufacture P/N	<b>32</b>	00110010	50
<b>79</b>	Manufacture P/N	<b>20</b>	00100000	32
<b>7A</b>	Manufacture P/N	<b>56</b>	01010110	86
<b>7B</b>	Manufacture P/N	<b>31</b>	00110001	49
<b>7C</b>		<b>20</b>	00100000	32
<b>7D</b>		<b>0A</b>	00001010	10
<b>7E</b>	Extension Flag	<b>00</b>	00000000	0
<b>7F</b>	Checksum	<b>DD</b>	11011101	221