

Version	1
Total pages	20
Date	2005.06.13

Product Specification

7" color TFT-LCD module

MODEL NAME: A070FW03 V4

(◆) Preliminary Specification(.....) Final Specification



Record of Revision

Version	Revise Date	Page	Content
0	13/Jun/2005	0	First draft.



Version : 1 Page : 1/20

Contents:

A. Physical specification P3	}
B. Electrical specificationsP4	ŀ
1. Pin assignmentP4	ř
a.TFT-LCD panel driving section	ŀ
b.Backlight driving section	;
2. Absolute maximum ratings	;
3. Electrical characteristics	j
a . Typical operating conditions	j
b. Current consumptionP6	j
c. Backlight driving conditions	j
4. AC Timing	,
a. Timing conditionsP7	,
b. Timing diagram	,
C. Optical specifications P8	}
D. Reliability test itemsP1	0
E. Packing form P1	1



Version : 1 Page : 2/20

Appendix:

Fig.1 Outline dimension of TFT-LCD module	P12
Fig.2 Sampling clock timing	P14
Fig.3 Horizontal display timing range	P15
Fig.4-(a) Horizontal timing	P16
Fig.4- (b) Detail horizontal timing	P17
Fig.5 Vertical shift clock timing	P18
Fig.6- (a) Vertical timing (From up to down)	P19
Fig.6-(b) Vertical timing (From down to up)	P20



Version : 1 Page : 3 /20

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	1440(W)×234(H)	
2	Active area(mm)	154.08(W)×86.58(H)	
3	Screen size(inch)	7.0(Diagonal)	
4	Dot pitch(mm)	0.107(W)×0.370(H)	
5	Color configuration	R. G. B. stripe	
6	Overall dimension(mm)	164.9(W)×100.0(H)×5.7(D)	Note 1
7	Weight(g)	160 ±10	
8	Surface treatment	AG(5.5%) with WV film	
9	Backlight unit	CCFL	

Note 1: Refer to Fig. 1



Version : 1 Page : 4/20

B. Electrical specifications

1.Pin assignment

a. TFT-LCD panel driving section

Pin no	Symbol	I/O	Description	Remark
1	GND	-	Ground for logic circuit	
2	V_{CC}	ı	Supply voltage of logic control circuit for scan driver	
3	V_{GL}	I	Negative power for scan driver	
4	V_{GH}	ı	Positive power for scan driver	
5	STVR	I/O	Vertical start pulse	Note 1
6	STVL	I/O	Vertical start pulse	Note 1
7	CKV	ı	Shift clock input for scan driver	
8	U/D	ı	UP/DOWN scan control input	Note 1,2
9	OEV	ı	Output enable input for scan driver	
10	VCOM	ı	Common electrode driving signal	
11	VCOM	ı	Common electrode driving signal	
12	L/R	ı	LEFT/RIGHT scan control input	Note 1,2
13	MOD	I	Sequential sampling and simultaneous sampling setting	Note 3
14	OEH	ı	Output enable input for data driver	
15	STHL	I/O	Start pulse for horizontal scan line	Note 1
16	STHR	I/O	Start pulse for horizontal scan line	Note 1
17	CPH3	ı	Sampling and shifting clock pulse for data driver	
18	CPH2	ı	Sampling and shifting clock pulse for data driver	
19	CPH1	ı	Sampling and shifting clock pulse for data driver	
20	V_{CC}	ı	Supply voltage of logic control circuit for data driver	
21	GND	-	Ground for logic circuit	
22	VR	ı	Alternated video signal input(Red)	
23	VG	ı	Alternated video signal input(Green)	
24	VB	ı	Alternated video signal input(Blue)	
25	AV_DD	ı	Supply voltage for analog circuit	
26	AV_{SS}	-	Ground for analog circuit	

Note 1: Selection of scanning mode (please refer to the following table)

Setting of control			IN/OU [*] for star	T state t pulse		Scanning direction	
U/D	L/R	STVR	STVL	STHR	STHL	1	
GND	V _{CC}	OUT	IN	OUT	IN	From up to down, and from left to right.	
V _{CC}	GND	IN	OUT	IN	OUT	From down to up, and from right to left.	
GND	GND	OUT	IN	IN	OUT	From up to down, and from right to left.	
V _{CC}	V _{CC}	IN	OUT	OUT	IN	From down to up, and from left to right.	


IN: Input; OUT: Output.



Version : 1 Page : 5 /20

Note 2: Definition of scanning direction.

Refer to figure as below:



Note 3: MOD = H: Simultaneous sampling.

MOD = L: Sequential sampling.

Please set CPH2 and CPH3 to GND when MOD = H.

b. Backlight driving section (Refer to Figure 1)

No.	Symbol	I/O	Description	Remark
1	HI	I	Power supply for backlight unit (High voltage)	
2	GND	-	Ground for backlight unit	

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	V _{CC}	GND=0	-0.3	7	V	
	AV_{DD}	AV _{SS} =0	-0.3	7	V	
Power voltage	V_{GH}	OND 0	-0.3	18	V	
	V_{GL}	GND=0	-15	0.3	V	
	$V_{GH} - V_{GL}$		-	33	V	
	Vi		-0.3	AV _{DD} +0.3	V	Note 1
Input signal voltage	VI		-0.3	V _{CC} +0.3	V	Note 2
	VCOM		-2.9	5.2	V	

Note 1: VR, VG, VB.

Note 2: STHL, STHR, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.



Version

Page : 6/20

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V, Note 4)

Ite	em	Symbol	Min.	Тур.	Max.	Unit	Remark
		V _{CC}	3	5	5.5	V	
		AV_DD	4.5	5	5.5	V	
Power	supply	V_{GH}	14.3	15	15.7	V	
		V_{GL}	-10.5	-10	-9.5	V	
Video signal		V_{iA}	0.4	-	AV _{DD} -0.4	V	Note 1
ampl		V_{iAC}	-	3	-	V	AC component
(VK,V	G,VB)	V_{iDC}	-	AV _{DD} /2	-	V	DC component
VC	OM	V_{CAC}	3.5	5.6	6.5	Vp-p	AC component, Note 2
VC	OM	V_{CDC}	1.4	1.7	2.0	V	DC component
Input H Level		V _{IH}	0.8 V _{CC}	-	V _{CC}	V	Note 3
signal voltage	L Level	V _{IL}	0	-	0.2 V _{CC}	V	Note 3

Note 1: Refer to Fig.4- (a).

Note 2: The brightness of LCD panel could be changed by adjusting the AC component of VCOM.

Note 3: STHL, STHR, OEH, L/R, CPH1~CPH3, STVR, STVL, OEV, CKV, U/D.

Note 4: Be sure to apply GND, V_{CC} and V_{GL} to the LCD first, and then apply V_{GH}.

b. Current consumption (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Current	I_{GH}	V _{GH} =15V	1	0.20	0.5	ΜA	
for	I_{GL}	V _{GL} =-10V	-	0.80	1.5	MΑ	
driver	I _{CC}	V _{CC} =5V	-	3.0	6.0	MΑ	
	I _{DD}	AV _{DD} =5V	-	17.0	30	mA	

c. Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	VL	-	560	620	Vrms	
Lamp current	IL	-	6	7	mArms	
Frequency	FL	-	70	80	kHz	Note 4
Lamp starting voltage	Vs	-	890	1,110	Vrms	Note 1,5
		-	1,160	1,440	Vrms	Note 2,5
		-	1,490	1,870	Vrms	Note 3,5
Lamp life time		10,000	-	-	Hr	Note 6

Note 1: Ta = 25° C.

Note 2: Ta = 0° C.

Note 3: Ta = -30° C.

- Note 4: The lamp frequency should be selected as different as possible from display horizontal synchronous signal to avoid interference.
- Note 5: For starting the backlight unit, the output voltage of DC/AC's transformer should be larger than the maximum lamp starting voltage.
- Note 6: The" Lamp life time" is defined as the module brightness decrease to 50% original brightness at Ta=25 $^{\circ}$ C , IL=6mA.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version : 1 Page : 7/20

5. AC Timing

a. Timing conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Rising time	t _r	-	-	10	ns	Note 1
Falling time	t _f	-	-	10	ns	Note 1
High and low level pulse width	t _{CPH}	99	103	107	ns	CPH1~CPH3
CPH pulse duty	t _{CWH}	40	50	60	%	CPH1~CPH3
CPH pulse delay	t _{C12} t _{C23} t _{C31}	30	t _{CPH} /3	t _{CPH} /2	ns	CPH1~CPH3
STH setup time	t _{SUH}	20	-	-	ns	STHR,STHL
STH hold time	t _{HDH}	20	-	-	Ns	STHR,STHL
STH pulse width	t _{STH}	ı	1	-	t _{CPH}	STHR,STHL
STH period	t _H	61.5	63.5	65.5	μs	STHR,STHL
OEH pulse width	t _{OEH}	-	1.22	-	μ s	OEH
Sample and hold disable time	t _{DIS1}	-	8.28	-	μs	
OEV pulse width	t _{OEV}	-	5.40	-	μs	OEV
CKV pulse width	t _{CKV}	-	4.18	-	μs	CKV
Clean enable time	t _{DIS2}	-	3.74	-	μs	
Horizontal display start	t _{SH}	-	0	-	T _{CPH} /3	
Horizontal display timing range	t _{DH}		1440	-	T _{CPH} /3	
STV setup time	t _{SUV}	400	-	-	ns	STVL,STVR
STV hold time	t_{HDV}	400	-	-	ns	STVL,STVR
STV pulse width	t _{STV}	-	-	1	t _H	STVL,STVR
Horizontal lines per field	t _V	256	262	268	t _H	Note 2
Vertical display start	t _{sv}		3	-	t _H	
Vertical display timing range	t _{DV}		234	-	t _H	
VCOM rising time	t _{rCOM}		-	5	μs	
VCOM falling time	t _{fCOM}		-	5	μs	
VCOM delay time	t _{DCOM}		-	3	μs	
RGB delay time	t _{DRGB}		-	1	μs	

Note 1: For all of the logic signals.

Note 2: Please don't use odd horizontal lines to drive LCD panel for both odd and even field simultaneously.

b. Timing diagram


Please refer to the attached drawing, from Fig.2 to Fig.6.



Version : 1 Page : 8 /20

5. Power Sequence

Sequence for power on/off and Signal on/off



- T1 \leq 15ms (From 10%*VCC to 90%*VCC, when VCC is Low to High);
- $T2 \leq 10ms$ (From 90%*VCC to 10%*VGH, when VCC is Low to High);
- T3 \leq 10ms (From 90%*VGH to Video signal, when VGH is Low to High);
- $T4 \leq 10ms$ (From Video signal to 90%*VGH, when VGH is High to Low);
- T5 \leq 20ms (From 90%*VCC to 10%*VCC , when VCC is High to Low);
- T6 \leq 10ms (From 10%*VGH to 90%*VCC , when VCC is Low to High);
- T7 \geq 0.4s (From 10%*VCC is H \rightarrow L to 10%*VCC is L \rightarrow H) \circ



Version : 1 Page : 9/20


C. Optical specification (Note 1, Note 2)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise Fall	Tr Tf	<i>θ</i> =0°		12 18	50 60	ms ms	Note 3,5
Contrast ratio		CR	At optimized Viewing angle	200	300	-		Note 4, 5
Viewing angle	Top Bottom Left Right		CR≧10	30 50 50 50	40 60 60 60	- - -	deg.	Note 5, 6
Brightnes	S	Y _L	I _L =6mA, 25°C	350	400	-	cd/m ²	Note 7
White chromaticity		X	$\theta = 0^{\circ}$ $\theta = 0^{\circ}$	0.26 0.28	0.31	0.36 0.38		Note 7

- Note 1 : Ambient temperature =25 $^{\circ}$ C, and lamp current I_L = 6 mArms. To be measured in the dark room. DC/AC inverter driving frequency: 70 kHz.
- Note 2 :To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-5, after 15 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state



Version : 1 Page : 10 /20

Note 5. White $Vi=V_{i50} + 1.5V$

Black Vi=V_{i50} ± 2.0V


" \pm " means that the analog input signal swings in phase with V_{COM} signal.

" $\overline{+}$ " means that the analog input signal swings out of phase with V_{COM} signal.

V_{i50} The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6. Definition of viewing angle, Refer to figure as below.



Note 7. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version : 1 Page : 11 /20

D. Reliability test items(Note 2):

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 80°C 200Hrs	
2	Low temperature storage	Ta= -40°C 200Hrs	
3	High temperature operation	Tp= 70 °C 200Hrs	
4	Low temperature operation	Ta= -10℃ 200Hrs	
5	High temperature and high humidity	Tp= 50°C, 80% RH 200Hrs	Operation
6	Heat shock	-30°C~80°C/100 cycles 1Hrs/cycle	Non-operation
7	Electrostatic discharge	\pm 200V,200pF(0 Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 8~33.3Hz Stoke : 1.3mm Sweep : 2.9G, 33.3 ~ 400Hz Cycle : 15 minutes 2 hours for each direction of X,Z 4 hours for Y direction	JIS C7021, A-10 Condition A
9	Mechanical shock	100G, 6ms, ±X,±Y,±Z 3 times for each direction	JIS C7021, A-7 Condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz –6dB/octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	JIS Z0202

Note1: Ta: Ambient temperature.


Note2: Tp: Panel Surface Temperature

Note3: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



Page : 12 /20

E. Packing form





Page : 13 /20




Fig.1- Outline dimension of TFT-LCD module

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.






Fig.2 Sampling clock timing



Page : 15 /20





Fig.3 Horizontal display timing range



Page : 16 /20

1





Page : 17 /20




Fig.4-(b) Detail horizontal timing



Page : 18 /20




Fig.5 Vertical shift clock timing



Page : 19 /20




Fig.6-(a) Vertical timing (From up to down)



Page : 20 /20




Fig.6-(b) Horizontal timing (From down to up)