

(V) Preliminary Specifications () Final Specifications

Module	17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B173HAN01.0 (HW:2A)
Note (♠)	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
		<u>Wen Hua</u>	<u>02/03/2015</u>
Checked & Approved by	Date	Prepared by	Date
		<u>AmandaHJLiao</u>	<u>02/03/2015</u>
Note: This Specification is subject to change without notice.		NBBU Market AU Optronics	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 The Input Data Format	17
6.3 Integration Interface Requirement	18
6.4 Interface Timing	20
6.5 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	27
9.1 Shipping Label Format	
9.2 Carton Package	
9.3 Shipping Package of Palletizing Sequence	
10. Appendix: FDID Description	20



Record of Revision

Ve	rsion and Date	Page	Old description	New Description	Remark
0.1	2014/12/17	AII	First Edition for Customer		
0.2	2015/02/03	29	Appendix: EDID Description	Appendix: EDID Description	
			TBD	Detail data	



Product Specification

AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B173HAN01.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B173HAN01.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	17.3"(17.26	6)			
Active Area	[mm]	381.888 x	214.812			
Pixels H x V		1920 x 3 (RGB) x 1080				
Pixel Pitch	[mm]	0.1989 x 0.1989				
Pixel Format		TBD				
Display Mode		Normally Black				
White Luminance (ILED=22mA) (Note: ILED is LED current)	[cd/m ²]	300 typ. (5 points average) 250 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		700 typ				
Response Time	[ms]	25 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	6.6W Max (Max: incul	ld Logic@	omosaic &	BL power)	
Weight	[Grams]	550g max				
			Min.	Тур.	Max.	
		Length	397.6	398.1	398.6	
Physical Size	[mm]	Width	250	250.5	251	
		Thickness	-	-	4	
Electrical Interface		2 Lane eD	P 1.2			




Glass Thickness	[mm]	0.5
Surface Treatment		Anti-Glare, Hardness 3H
Support Color		6-bit + FRC
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics The optical characteristics are measured under stable conditions at 25 $^{\circ}$ C (Room Temperature) :


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir ILED=23r (Base Panel	nA		5 points average	255	300	-	cd/m2	1, 4, 5.
Viewing Angle		θR θL	Horizontal (Right) CR = 10 (Left)	85 85	89 89	-	degree	4, 9
		ψH ψL	Vertical (Upper) CR = 10 (Lower)	85 85	89 89	-		7, 3
Luminance Uniformity		δ5Р	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.6		2, 3,
Contrast Ratio		CR		-	700	-		4, 6
Cross talk		%				4		4, 7
Response Time		TRT	Rising + Falling	-	25	35		
	Red	Rx		TBD	TBD	TBD		
		Ry		TBD	TBD	TBD		
Color /	Green	Gx		TBD	TBD	TBD		
		Gy		TBD	TBD	TBD	-	
1	Blue	Bx	CIE 1931	TBD	TBD	TBD		4
	Diue	Ву		TBD	TBD	TBD		
	\A/I- ! I	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
Chromaticity Coodinates Blue		%		-	72	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	_	Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta_{W13} =$		Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Product Specification

AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 30 Pin

TBD



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	3.6	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.1	[Watt]	Note 1
IDD	IDD Current	-	-	366.7	[mA]	Note 1
IRush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : White Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})

Note 2: Measure Condition

TBD




Vin rising time

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		٧			
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV			

Follow as VESA display port standard V1.1a

Display Port AUX_CH signal:





	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		V		
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧		

Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD						
		Min	Тур	Max	unit		
VHPD	HPD Voltage	2.9		3.6	V		

Follow as VESA display port standard V1.3



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power						
Consumption	PLED	-	-	5.5	[Watt]	(Ta=25℃), Note 1
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25℃), Note 2

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.2		3.3	[Volt]	
LED Enable Input Low Level	VEED_EIN			0.6	[Volt]	Define as
PWM Logic Input High Level	VDW44 FAI	2.2		3.3	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN			0.6	[Volt]	(Ta=25℃)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G B	R G B
				1	
			•		
			, :		
1080th Line	R G B	R G B		R G B	R G B

6.2 The Input Data Format

TBD

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

6.3 Integration Interface Requirement

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	TBD
Type / Part Number	TBD
Mating Housing/Part Number	TBD


6.3.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	NC	NC
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off




23	BL PWM DIM	System PWM signal Input
24	NC	NC
25	NC	NC
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	NC



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off.

Internal circuit of eDP inputs are as following.



6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	Frame Rate		- TBD -		Hz	
Clock fro	equency	1/ T _{Clock}	TBD	TBD	TBD	MHz
	Period	T _V	TBD	TBD	TBD	
Vertical	Active	T _{VD}	1080			T _{Line}
Section	Blanking	T _{VB}	TBD	TBD	Α	
	Period	T _H	TBD	TBD	TBD	
Horizontal	Active	T _{HD}		1920		T _{Clock}
Section	Blanking	T _{HB}	TBD	TBD	TBD	

Note: 1. DE mode only

2. The maximum clock frequency = (1920+B)*(1080+A)*60 < 80MHz




Product Specification

AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



Display Port Panel Power Sequence Timing Parameters

Timing	Description	Reqd. by	Limits			Maran
parameter	Description		Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
17	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

The sink must include the ability to generate black video autonomously. The sink must automatically enable -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing

The sink may implement the ability to disable the black video function, as described in Note 1, above, for


The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PVVM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 60℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




Product Specification

AU OPTRONICS CORPORATION


8. Mechanical Characteristics

8.1 LCM Outline Dimension



B173HAN01.0 Document Version: 0.2







9. Shipping and Package

9.1 Shipping Label Format



Manufactured 05/52 Model No: B173HAN01.0 **AU Optronics** Made in China (S01)

H/W: 2A F/W:1




9.2 Carton Package

27 of 31 B173HAN01.0 Document Version : 0.2



9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

FUNCTION	Value	Value	Value	Note
	HEX	BIN	DEC	
Header	00	00000000	0	
	FF		255	
	FF	11111111	255	
	FF	11111111	255	
	FF	11111111	255	
	FF	11111111	255	
	FF	11111111	255	
	00	00000000	0	
EISA Manuf. Code LSB	06	00000110	6	
Compressed ASCII	AF	10101111	175	
Product Code	9D	10011101	157	
hex, LSB first	10	00010000	16	
32-bit ser #	00	00000000	0	
	00	00000000	0	
	00	00000000	0	
	00		0	
Week of manufacture	01	00000001	1	
Year of manufacture	19		25	
	01		1	
	04		4	
	95			
-				
, ,,,				
·			5	
Red x (Upper 8 bits)			163	
Red y/ highER 8 bits				
• •	4E		78	
	9B		155	
Blue x	26	00100110	38	
Blue y	0F	00001111	15	
White x	50	01010000	80	
White y	54	01010100	84	
Established timing 1	00	00000000	0	
Established timing 2	00	00000000	0	_
Established timing 3	00	00000000	0	
Standard timing #1	01	00000001	1	
<u> </u>	01		1	
Standard timing #2	01	00000001	1	
<u> </u>	01		1	
Standard timing #3	01		1	
	Header EISA Manuf. Code LSB Compressed ASCII Product Code hex, LSB first 32-bit ser # Week of manufacture Year of manufacture EDID Structure Ver. EDID revision # Video input def. (digital I/P, non-TMDS, CRGB) Max H image size (rounded to cm) Max V image size (rounded to cm) Display Gamma (=(gamma*100)-100) Feature support (no DPMS, Active OFF, RGB, tmg Blk#1) Red/green low bits (Lower 2:2:2:2 bits) Blue/white low bits (Lower 2:2:2:2 bits) Red x (Upper 8 bits) Red y/ highER 8 bits Green x Green y Blue x Blue y White x White y Established timing 1 Established timing 2 Established timing 3 Standard timing #1	Header	Header	Hex Bin DEC



2B		01	00000001	1	
2B 2C	Ctandard timing #4	01	00000001	1	
2D	Standard timing #4	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	Standard timing #5	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	Standard timing #6	01	00000001	1	
32	Standard timing #7	01	00000001	1	
33	Standard timing #7	01	00000001	1	
34	Standard timing #8	01	00000001	1	
35	Standard timing #0	01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	B8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	24	00100100	36	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	7D	01111101	125	
43	Vertical Image Size Lower 8bits	D6	11010110	214	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	B8	10111000	184	
49	Pixel Clock/10,000 (MSB)	24	00100100	36	40Hz frame rate
4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128	
4B	Horizontal Blanking Pixels, lower 8 bits	B8	10111000	184	
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112	
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	56	
4E	Vertical Blanking Lines, lower 8 bits	24	00100100	36	
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64	
50	Horizontal Front Porch, lower 8 bits	10	00010000	16	
51	Horizontal Sync Pulse, lower 8 bits	10	00010000	16	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	3E	00111110	62	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	7D	01111101	125	
55	Vertical Image Size in mm, lower 8 bits	D6	11010110	214	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	
59	Bit Encode Sync Information	18	00011000	24	



	Ac of Thomas don't one	1	İ	1	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	НА	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	НВР	00	00000000	0	
61	нв	00	00000000	0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	VS	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	10	00010000	16	
72	PWM % [7:0] @ Step 5	36	00110110	54	
73	PWM % [7:0] @ Step 10	FF	111111111	255	
74	Nits [7:0] @ Step 0	0F	00001111	15	
75	Nits [7:0] @ Step 5	3C	00111100	60	
76	Nits [7:0] @ Step 10	96	10010110	150	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	16	00010110	22	
78	Backlight Power @ 60 nits =	15	00010101	21	
79	Backlight Power @ Step 10 =	36	00110110	54	
7A	Nits @ 100% PWM Duty =	96	10010110	150	Power Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	A0	10100000	160	
			SUM	6656	