



Doc. version :	0.6
Total pages :	49
Date :	2008/3/25

Product Specification

2.7" COLOR TFT-LCD MODULE

MODEL NAME: A027CW01 V0

< > Preliminary Specification

< ◆ > Final Specification

Note: The content of this specification is subject to change.

© 2008 AU Optonics
All Rights Reserved,
Do Not Copy.

Record of Revision

[illegible]



Contents:

A. Physical specifications.....	P3
B. Electrical specifications.....	P4
C. Optical specifications.....	P33
D. Reliability test items.....	P35
E. Packing form.....	P36
F. Outline dimension.....	P37
G. Application Notes.....	

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	480(W)×234(H)	
2	Active area (mm)	58.56 (W) × 33.228 (H)	
3	Screen size (inch)	2.65 (Diagonal)	
4	Dot pitch (mm)	0.122 (W) × 0.142 (H)	
5	Color configuration	R. G. B. delta	
6	Overall dimension (mm)	63.10 (W) × 42 (H) × 1.635 (D)	
7	Weight (g)	9.1	
8	Panel surface treatment	AG	

B. Electrical specifications

1. Pin assignment

Pin no	Symbol	I/O	Description	Remark
1	VCOM	I	Common electrode driving voltage	
2	NC	--	NC	
3	VGL	PO	Negative low power supply for gate driver output: -12.5V	
4	C4P	C	Pins to connect capacitance for power circuitry	
5	C4M	C	Pins to connect capacitance for power circuitry	
6	VGH	PO	Positive power supply for gate driver output: +12.5V	
7	FRP	O	Frame polarity output for VCOM	
8	VCAC	C	Define the amplitude of the VCOM swing	
9	Vint3	P	Intermediate voltage for charge Pump	
10	C3P	C	Pins to connect capacitance for power circuitry	
11	C3M	C	Pins to connect capacitance for power circuitry	
12	Vint2	P	Intermediate voltage for charge Pump	
13	C2P	C	Pins to connect capacitance for power circuitry	
14	C2M	C	Pins to connect capacitance for power circuitry	
15	Vint1	P	Intermediate voltage for charge Pump	
16	C1P	C	Pins to connect capacitance for power circuitry	
17	C1M	C	Pins to connect capacitance for power circuitry	
18	PGND	P	Charge Pump Power GND	
19	PVDD	P	Charge Pump Power VDD	
20	DRV	PO	Gate signal for the power transistor of the boost converter	
21	LED Anode	I	For Led Anode voltage	
22	GND	P	Digital GND	
23	FB	P	Main boost regulator feedback input	
24	AVDD	P	Analog power supply	
25	GND	P	Digital GND	
26	VCC	P	Digital power supply	
27	CS	I	Serial communication chip select	
28	SDA	I/O	Serial communication data input/output	
29	SCL	I	Serial communication clock input	
30	HSYNC	I	Horizontal sync input	
31	VSYNC	I	Vertical sync input	
32	DCLK	I	Clock Input:	
33	D7	I	Data Input: MSB	

34	D6	I	Data Input:	
35	D5	I	Data Input:	
36	D4	I	Data Input:	
37	D3	I	Data Input:	
38	D2	I	Data Input:	
39	D1	I	Data Input:	
40	D0	I	Data Input: LSB	

I: Input; O: Output. VI: voltage input VO: voltage output P:Power. I/O input/output

C: capacitor pin. PO: power out.

Note: Definition of scanning direction. Refer to figure as below

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	V_{CC}	GND=0	-0.5	7.0	V	Digital Power Supply
	AV_{DD}	$AV_{SS}=0$	-0.5	7.0	V	Analog Power Supply
	PV_{DD}	$PV_{SS}=0$	-0.5	7.0	V	Charge Pump Power Supply
Input signal voltage	Data	-	-0.3	3.6	V	
Input signal voltage	VCOM		-2.9	5.2	V	VCOM DC Voltage
Operating temperature	Topa	-	0	60	°C	Ambient temperature
Storage temperature	Tstg	-	-25	70	°C	Ambient temperature

3. Electrical characteristics

a. Typical operating conditions (GND=AVss=0V)

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
Power Voltage		V _{CC}	2.7	3.3	3.6	V	Digital Power Supply
		AV _{DD}	3.0	3.3	3.6	V	Analog Power Supply
		PV _{DD}	3.0	3.3	3.6	V	Charge Pump Power Supply
Output Signal Voltage	H Level	V _{OH}	V _{CC} -0.4	-	V _{CC}	V	
	L Level	V _{OL}	GND	-	GND+0.4	V	
Input Signal Voltage	H Level	V _{IH}	0.7xV _{CC}	-	V _{CC}	V	
	L Level	V _{IL}	GND	-	0.3V _{CC}	V	
VCOM Voltage		V _{CAC}	5.4	5.8	6.4	V	
		V _{CDC}	0.25	0.95	1.65	V	
DRV output voltage		V _{DRV}	0	-	V _{CC}	V	
Analog stand by current		I _{st}	-	-	100	uA	DCLK is stopped

Note 1: A build-in power on reset circuit for PV_{DD} and V_{CC} is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and standby releasing is required after V_{CC} power on through serial control. Pleaser refer to the register STB setting for detail.


b. Current characteristics (GND=AVss=0V)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Input Current for V _{CC}	I _{VCC} (Pin 26)	V _{CC} =3.3V		2	5	mA	F _{DCLK} =24.54MHz (UPS052) Other registers are default setting
Input Current for PV _{DD}	I _{PVDD} (Pin 19)	PV _{DD} =3.3V		10	20	mA	
Output current	H Level	IOH	-	400	-	uA	
	L Level	IOL	-	-400	-	uA	
Analog stand by current	I _{AST}	AV _{DD} =3.3V	-	50	200	uA	DCLK is stopped
Digital stand by current	I _{DST}	V _{CC} =3.3V	-	50	200	uA	
DRV output current	I _{DRV}	V _{CC} = 3.0V DRV = 0.7V	-	-	10	mA	

4. AC Timing

a. Digital Signal AC Characteristic

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit.
DCLK cycle time	Tcph	9.7MHz (UPS051 mode)	-	103	-	ns
		24.54 MHz (UPS052 320, YUV640 mode)	-	40	-	
		27 MHz (UPS052 320, CCIR656, YUV 720 mode)	-	37	-	
DCLK raising/falling time	Tslew (30 – 70%)	9.7MHz (UPS051 mode)	-	4.6	-	ns
		24.54 MHz (UPS052 320, YUV640 mode)	-	1.8	-	
		27 MHz (UPS052 320, CCIR656, YUV 720 mode)	-	1.6	-	
DCLK duty cycle	Tcwh/Tcwl		40	50	60	%Tcph
Data set-up time	Tdsu		12	-	-	ns
Data hold time	Tdhd		12	-	-	



b. UPS051 Timing conditions

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	8	9.7	12	MHz	
HSYNC	Period		t _H	580	616	649	DCLK	Note 1
	Display period		t _{hdisp}	480			DCLK	
	Back porch		t _{hbp}	84	100	115	DCLK	
	Front porch		t _{hfp}	0	36	-	DCLK	
	Pulse width		t _{hsw}	1	20	50	DCLK	
VSYNC	Period	Odd	t _V	Note 4	262.5	Note 4	t _H	Note 2, 3, 5, 6
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	5	-		
	Pulse width	Odd	t _{vsw}	1	-	-	DCLK	
		Even						
Data set-up time			t _{ds}	12			ns	
Data hold time			t _{dh}	12			ns	

Note 1: UPS051 Horizontal back porch time (t_{hbp}) is adjustable by setting register DDL; requirement of minimum back porch time and minimum front porch time must be satisfied.


Note 2: UPS051 Vertical back porch time (t_{vbp}) is adjustable by setting register HDL; requirement of minimum back porch time and minimum front porch time must be satisfied.

Note 3: Both interlace and non-interlace mode can be accepted.


Note 4: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 5: This chip support both interlace & non-interlace mode.


Note 6: Please keep frame over 50 Hz to get the better display quality.



UPS051 Input Horizontal Signal



Odd Field



Even Field

UPS051 Input Vertical Signal

c. UPS052 Timing conditions

c - 1. UPS052 (320 mode 24.545MHz) timing specifications

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	16	24.55	27	MHz	
HSYNC	Period		t _H	1472	1560	1644	DCLK	
	Display period		t _{hdisp}	1280			DCLK	
	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch		t _{hfp}	0	-	-	DCLK	
	Pulse width		t _{hsw}	1	-	-	DCLK	
VSYNC	Period	Odd	t _V	Note 1	262.5	Note 1	t _H	Note 2, 3
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	5	-		
	Pulse width	Odd	t _{vsw}	1	-	-	DCLK	
		Even						

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: This chip support both interlace & non-interlace mode.

Note 3: Please keep frame over 50 Hz to get the better display quality.


c - 2. UPS052 (360 mode 27MHz) timing specifications

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	16	27	27	MHz	
HSYNC	Period		t _H	1620	1716	1809	DCLK	
	Display period		t _{hdisp}	1440			DCLK	
	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch		t _{hfp}	0	-	-	DCLK	
	Pulse width		t _{hsw}	1	-	-	DCLK	
VSYNC	Period	Odd	t _V	Note 1	262.5	Note 1	t _H	Note 2, 3
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	-	-		
	Pulse width	Odd	t _{vsw}	1	-	-	DCLK	
		Even						

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.


Note 2: This chip support both interlace & non-interlace mode.

Note 3: Please keep frame over 50 Hz to get the better display quality.




UPS052 Input Horizontal Signal

Note: Please send 00h as blanking data.



Odd Field



Even Field

UPS052 Input Vertical Signal


d. CCIR656 Timing conditions

d - 1. CCIR656 timing specifications

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	16	27	27	MHz	
HSYNC	Period		t _H	1620	1716	1809	DCLK	
	Display period		t _{hdisp}	1440			DCLK	
	Back porch		t _{hbp}	241	273	304	DCLK	
	Front porch		t _{hfp}	4	4	4	DCLK	
	Pulse width		t _{hsw}	1	-	-	DCLK	
VSYNC	Period	Odd	t _V	Note 1	262.5	Note 1	t _H	Note 2
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	5	-		
	Pulse width	Odd	t _{vsw}	1	-	-	DCLK	
		Even						

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.

Note 2: Please keep frame over 50 Hz to get the better display quality.



CCIR656 Data input format

d- 2. CCIR656 decoding

FF 00 00 XY signals are involved with HSYNC, VSYNC and Field

XY encode following bits:

F=field select

V=indicate vertical blanking

H=1 if EAV else 0 for SAV

P3-P0=protection bits

$P3 = V \oplus H$ $P2 = F \oplus H$ $P1 = F \oplus V$ $P0 = F \oplus V \oplus H$

\oplus represents the exclusive-OR function.

Control is provided through “End of Video” (EAV) and “Start of Video” (SAV) timing references.

Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	H	P3	P2	P1	P0

d- 3. CCIR656 to RGB conversion


$R = 1.164 (Y - 16) + 1.596 (Cr - 128)$

$G = 1.164 (Y - 16) - 0.813 (Cr - 128) - 0.392 (Cb - 128)$

$B = 1.164 (Y - 16) + 2.017 (Cb - 128)$

Where Y: 16~235 Cr: 16~240 Cb: 16~240

d- 4. CCIR656 Vertical Timing Format (NTSC)



	F	H	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

e. YUV Timing

e - 1. YUV 640 timing specifications

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	16	24.545	27	MHz	
HSYNC	Period		t _H	1472	1560	1644	DCLK	
	Display period		t _{hdisp}	1280			DCLK	
	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch		t _{hfp}	0	-	-	DCLK	
	Pulse width		t _{hsw}	1	-	-	DCLK	
VSYNC	Period	Odd	t _v	Note 1	262.5	Note 1	t _H	Note 2
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	5	-		
	Pulse width	Odd	t _{vsw}	1	-	-	DCLK	
		Even						

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.


Note 2: Please keep frame over 50 Hz to get the better display quality.

e - 2. YUV 720 timing specifications


Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	16	27	27	MHz	
HSYNC	Period		t _H	1620	1716	1809	DCLK	
	Display period		t _{hdisp}	1440			DCLK	
	Back porch		t _{hbp}	220	252	283	DCLK	
	Front porch		t _{hfp}	0	24	-	DCLK	
	Pulse width		t _{hsw}	1	20	50	DCLK	
VSYNC	Period	Odd	t _V	Note 1	262.5	Note 1	t _H	Note 2
		Even						
	Display period	Odd	t _{vdisp}	240			t _H	
		Even						
	Back porch	Odd	t _{vbp}	11	18	24	t _H	
		Even		10.5	17.5	23.5		
	Front porch	Odd	t _{vfp}	0	4.5	-	t _H	
		Even		0	5	-		
	Pulse width	Odd	t _{vsw}	1	3	200	DCLK	
		Even						

Note 1: The min and max value of VSYNC period is related to Hsync period and Vs back porch.


Note 2: Please keep frame over 50 Hz to get the better display quality.




YUV mode A (24.5 MHz) Input Horizontal Signal (SEL = 011)



YUV mode B (24.5 MHz) Input Horizontal Signal (SEL = 101)




YUV mode A (27 MHz) Input Horizontal Signal (SEL = 100)




YUV mode B (27MHz) Input Horizontal Signal (SEL = 110)

5. Charge Pump Structure




Note: FB_P and FB_N are for one LED solution.

6. Reference Circuit




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

External AVDD + Internal VCOM DC Application Circuit




Internal AVDD + External VCOM DC Application Circuit



External AVDD + External VCOM DC Application Circuit

7. Serial Interface & Register Table

a. Serial Interface format




Item	Symbol	Conditions	Min	Typical	Max	Unit
Data Setup Time	t_{s0}	SCL to CS	120			ns
	t_{s1}	SCL to SDA	120			ns
Data Hold Time	t_{H0}	SCL to CS	120			ns
	t_{H1}	SCL to SDA	120			ns
Pulse Width	t_{W1L}	SCL pulse width	120			ns
	t_{W1H}	SCL pulse width	120			ns
	t_{W2}	CS pulse width	1000			ns

b. The configuration of serial data at SDA terminal is at below


MSB														LSB	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Register address				R/W	DATA										

Note: R/W = '0' → Write mode R/W = '1' → Read mode

b1 – Write Mode waveform



b2 – Read Mode waveform



c. Register parameters

No	ADDRESS				R/W		CONTENT								
	D15	D14	D13	D12	D11	D[10:8]	D7	D6	D5	D4	D3	D2	D1	D0	
R0	0	0	0	0	W	x	x	x	x	x	GRB	STB	SHDB	SHCB	
R1	0	0	1	0	W	x	x	x	Reserved			Reserved	PFON	Reserved	
R2	0	1	0	0	W	x	x	x	x	x	FPOL	VSET	U/D	SHL	
R3	0	1	1	0	W	x	x	x	x	PALM	PAL	SEL			
R4	1	0	0	0	W	x	x	x	x	DDL					
R5	1	0	1	0	W	x	x	x	OEA		HDL				
R6	1	1	0	0	W	x	x	x	x	x	x	VCSL			
R7	1	1	1	0	W	x	x	x	x	Reserved		VLNC	AVGY	Reserved	
T0	0	0	0	1	W	x	Reserved			PDTY		FBV2	FBV1	FBV0	
T1	0	0	1	1	W	x	x	AVG	Reserved	T352	CONST				
T2	0	1	0	1	W	x	x	VDCEN	VCOMDC						
T3	0	1	1	1	W	x	x	BRADJ							
T4	1	0	0	1	W	x	x	x	x	x	x	Reserved	WNSEL		
T5	1	0	1	1	W	x	SAT				HUE				
T6	1	1	0	1	R	x	Reserved								

Note 1: Please keep all the Reserved register at “Default Value” to avoid abnormal display.

Note 2: Register T6 is read only.

c1 - Default register settings

No	D15	D14	D13	D12	D11	D[10 : 8]	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	R/W	x	x	x	x	x	1	1	0	1
R1	0	0	1	0	R/W	x	x	x	0	0	0	0	0	1
R2	0	1	0	0	R/W	x	x	x	x	x	0	0	1	1
R3	0	1	1	0	R/W	x	x	x	x	0	0	0	0	1
R4	1	0	0	0	R/W	x	x	x	x	0	0	0	0	0
R5	1	0	1	0	R/W	x	x	x	0	0	0	0	0	0
R6	1	1	0	0	R/W	x	x	x	x	x	x	1	1	0
R7	1	1	1	0	R/W	x	x	x	x	0	0	0	1	1
T0	0	0	0	1	R/W	x	0	0	0	0	0	1	0	0
T1	0	0	1	1	R/W	x	x	0	0	0	1	0	0	0
T2	0	1	0	1	R/W	x	x	0	1	0	0	0	0	0
T3	0	1	1	1	R/W	x	x	1	0	0	0	0	0	0
T4	1	0	0	1	R/W	x	x	x	x	x	x	0	0	0
T5	1	0	1	1	R/W	x	1	0	0	0	1	0	0	0
T6	1	1	0	1	R	x	Reserved							

“X” => Don't care.

d. Detail Register Description

d1. Register R0

Address	Bit	Description		Default
0000	[3..0]	Bit3 (GRB)	Global reset.	1101b
		Bit2 (STB)	Standby mode setting.	
		Bit1 (SHDB)	DC-DC converter shutdown setting.	
		Bit0 (SHCB)	Charge Pump shutdown setting.	

Bit3	GRB function
0	The controller is resets, the charge pump and DCDC is off.

	Reset all register to default value.
1	Normal operation. (default)

Bit2	STB function
0	T-CON, source driver and DC-DC converter are off. All outputs are High-Z.
1	Normal operation. (default)

Bit1	SHDB function
0	DC-DC converter is off. (default)
1	DC-DC converter is on. DC-DC controls by STB and power on/off sequence.

Bit0	SHCB function
0	Charge Pump converter is off.
1	Charge Pump converter is on. (default) Charge Pump controls by STB and power on/off sequence.

d2. Register R1:

Address	Bit	Description		Default
0010	[5..0]	Reserved	Reserved	00_0001b
		Reserved	Reserved	
		Bit1 (PFON)	Pre-filter setting.	
		Reserved	Reserved	

Bit1	Pre-filter setting.
0	Pre-filter off (default)
1	Pre-filter on

d3. Register R2:

Address	Bit	Description		Default
0100	[3..0]	Bit3 (FPOL)	FRP source driver polarity inversion polarity inversion selection.	0011b
		Bit2 (VSET)	Selects between internal or external references for gamma correction. (For Test only, please keep this bit L)	
		Bit1 (U/D)	Vertical shift direction selection.	
		Bit0 (SHL)	Horizontal shift direction selection.	

Bit3	FPOL function
0	FRP=0 when positive polarity FRP=1 when negative polarity (default)
1	FRP=1 when positive polarity FRP=0 when negative polarity

Bit1	UD function
0	Scan down: First line=G241 → G239 → ... → G2 → Last line=G0.
1	Scan up: First line=G0 → G2 → ... → G239 → Last line=G241. (default)

Bit0	SHL function
0	Shift left; First data=S640 → S639 → ... → S2 → Last data=S1.
1	Shift right: First data=S1 → S2 → ... → S639 → Last data=S640. (default)

d4. Register R3:

Address	Bit	Description	Default
0110	[4..0]	Bit4 (PALM)	0_0001b
		Bit3 (PAL)	
		Bit2-0 (SEL)	
		PAL 1/6, PAL1/6,8 selection.	
		PAL/NTSC selection.	
		Input data format selection.	

Bit4	PALM function
0	PAL 1/6,8 Input format. (280 active line). (default)
1	PAL1/6 Input format. (288 active line).

Bit3	PAL function
0	NTSC Input format (240 active line). (default)
1	PAL Input format.

Bit2-0	SEL function
000	UPS051 path, special data format: DDX.
001	UPS052 320RGB 24.54MHz data format. (default)
010	UPS052 360RGB 27MHz data format.
011	YUV mode A 640Y 320CrCb 24.54MHz data format.
100	YUV mode A 720Y 360CrCb 27MHz data format.
101	YUV mode B 640Y 320CrCb 24.54MHz data format.
110	YUV mode B 720Y 360CrCb 27MHz data format.
111	CCIR 656 720Y 360CrCb 27MHz data format.

d5. Register R4:

Address	Bit	Description	Default
1000	[4..0]	Bit4-0 (DDL)	0_0000b
		Horizontal Data start delay selection.	

D4	D3	D2	D1	D0	Value	Unit
0	0	0	0	0	+0 (default)	DCLK
0	0	0	0	1	+1	
0	0	0	1	0	+2	
0	0	0	1	1	+3	
0	0	1	0	0	+4	
0	0	1	0	1	+5	
0	0	1	1	0	+6	
0	0	1	1	1	+7	
0	1	0	0	0	+8	
0	1	0	0	1	+9	
0	1	0	1	0	+10	
0	1	0	1	1	+11	
0	1	1	0	0	+12	DCLK
0	1	1	0	1	+13	
0	1	1	1	0	+14	

0	1	1	1	1	+15
1	0	0	0	0	-1
1	0	0	0	1	-2
1	0	0	1	0	-3
1	0	0	1	1	-4
1	0	1	0	0	-5
1	0	1	0	1	-6
1	0	1	1	0	-7
1	0	1	1	1	-8
1	1	0	0	0	-9
1	1	0	0	1	-10
1	1	0	1	0	-11
1	1	0	1	1	-12
1	1	1	0	0	-13
1	1	1	0	1	-14
1	1	1	1	0	-15
1	1	1	1	1	-16

d6. Register R5:

Address	Bit	Description		Default
1010	[5..0]	Bit5-4 (OEA)	Odd Even advance selection.	00_0000b
		Bit3-0 (HDL)	Vertical delay selection.	

Bit5-4	OEA function
00	Display start @HDL delay for Odd and Even field (default)
01	Display start @HDL delay for Odd field and @HDL+1 for Even field
1X	Display start @HDL+1 delay for Odd field and @HDL+1 for Even field

Bit3-0	HDL function				Unit
HDL3	HDL2	HDL1	HDL0	Value	
0	0	0	0	+0 (default)	H
0	0	0	1	+1	
0	0	1	0	+2	
0	0	1	1	+3	
0	1	0	0	+4	
0	1	0	1	+5	
0	1	1	0	+6	
0	1	1	1	+7	
1	0	0	0	+8	
1	0	0	1	-1	
1	0	1	0	-2	
1	0	1	1	-3	
1	1	0	0	-4	
1	1	0	1	-5	
1	1	1	0	-6	
1	1	1	1	-7	

d7. Register R6:

Address	Bit	Description		Default
1100	[2..0]	Bit2-0 (VCOM_AC)	VCAC level adjustment. Step 0.2V/LSB.	110b

VCSL2	VCSL1	VCSL0	VCAC level	Unit
0	0	0	6.2	V
0	0	1	6.4	
0	1	0	5.0	
0	1	1	5.2	
1	0	0	5.4	
1	0	1	5.6	
1	1	0	5.8 (default)	
1	1	1	6.0	

d8. Register R7:

Address	Bit	Description		Default
1110	[4..0]	Reserved	Reserved	0_0011
		Reserved	Reserved	
		Bit2 (VLNC)	YUV vertical line function	
		Bit1 (AVGY)	Average YUV interface Luminance Y setting	
		Reserved	Reserved	

Bit2	YUV vertical line function
0	Vertical line are 240 (default)
1	Vertical line are 234 NTSC: 240 lines scaling to 234-skip 6 lines. (1/40) PAL: 288 lines scaling to 234-skip 54 lines (3/16) @ PALM = 'H' 280 lines scaling to 234-skip 46 lines (1/6) @ PALM = 'L'

Bit1	Average YUV interface Luminance Y setting
0	Only used odd Y sample for YUV conversion
1	Used odd and even Y sample for YUC conversion (default)

d9. Register T0:

Address	Bit	Description		Default
0001	[7..0]	Reserved	Reserved	0000_0100b
		Bit3-4 (PDTY)	PWM duty control for DC to DC converter	
		Bit2-0 (FBV)	FB voltage adjust	

Bit3-4	PWM duty control for DC to DC converter
00	75 %(default)
01	55 %
10	60 %
11	65 %

Bit2-0	FB voltage adjust
000	0.4V
001	0.45V
010	0.5V
011	0.55V
100	0.6V (default)
101	0.65V
110	0.7V
111	0.75V

d10. Register T1:

Address	Bit	Description	Default
0011	[6..0]	Bit6 (AVG)	Data alignment to scaling down function select
		Reserved	Reserved
		Bit4 (T352)	Select UPS052 path and input data format for 352 RGB
		Bit3-0 (CONST)	RGB contrast level adjustment
			000_1000b

Bit6	Data alignment to scaling down function select
0	Data alignment by DMDA settling (default)
1	Data alignment with averaged and input data. (R1, (G1+3G2)/4, (3B2+B3)/4.....)

Bit4	Select UPS052 path and input data format for 352 RGB
0	SEL setting timing (default)
1	SEL setting don't care, input data for 352 RGB (27MHZ)

Bit3-0	RGB contrast level adjustment
0x0	0
0x8	1.00 (default)
0xF	1.875

d11. Register T2:

Address	Bit	Description	Default
0101	[6..0]	Bit6 (VDCEN)	Setting FRP output to add DC level
		Bit5-0 (VCOM DC)	VCOM DC level adjustment ($\approx 16\text{mV/Bit}$)
			010_0000b

Bit6	Setting FRP output to add DC level
0	External VCOM DC (default)
1	Internal VCOM DC

Bit5-0	VCOM DC level adjustment
0x00	0.188V
0x20	0.7V (default)

0x2C	1.196V
------	--------

d12. Register T3:

Address	Bit	Description		Default
0111	[6..0]	Bit6-0 (BRADJ)	Brightness level adjustment (4/Bit)	100_0000b

Bit6	Brightness level adjustment
0x00	-256
0x40	0 (default)
0x7F	+256

d13. Register T4:

Address	Bit	Description		Default
1001	[2..0]	Reserved	Reserved	000b
		Bit1-0 (WNSEL)	Wide and narrow display select	

Bit1-0	Wide and narrow display select
00	Normal display (default)
01	Narrow display
10	Wide display
11	Normal display

d14. Register T5:

Address	Bit	Description		Default
1011	[7..0]	Bit7-4 (SAT)	YUV saturation constant adjustment (0.125/Bit)	1000_1000b
		Bit3-0 (HUE)	YUV Hue adjustment (5Deg/Bit)	

Bit7-4	YUV saturation constant adjustment
0x0	0
0x8	1.00 (default)
0xF	1.875

Bit3-0	YUV Hue adjustment (5Deg/Bit)
0x0	-40 θ°
0x8	0 θ° (default)
0xF	35 θ°

Note: Register T5 is for YUV only.


C. Optical specification (Note 1, Note 2, Note 3)

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time	Rise	Tr	$\theta = 0^\circ$	-	20	30	ms	Note 4, 6
	Fall	Tf		-	30	40	ms	
Transmittance		Y_L	$\theta = 0^\circ$	-	9.5	-	%	Note 8
Contrast ratio		CR	At optimized viewing angle	150	300	-		Note 5, 6
Viewing angle	Top		$CR \geq 10$	30	35	-	deg.	Note 6, 7
	Bottom			10	15	-		
	Left			40	45	-		
	Right			40	45	-		

Note 1. Ambient temperature =25°C.

Note 2. To be measured in the dark room.


Note 3. To be measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-7.



Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$$

Note 6. White $V_i = V_{i5} \pm 1.5V$

Black $V_i = V_{i50} \pm 2.0V$

“ \pm ” Means that the analog input signal swings in phase with COM signal.


“ \mp ” Means that the analog input signal swings out of phase with COM signal.

V_{i50} : The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.




Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

D. Reliability test items:

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70℃ 240Hrs	
2	Low temperature storage	Ta= -25℃ 240Hrs	
3	High temperature operation	Ta= 60℃ 240Hrs	
4	Low temperature operation	Ta= 0℃ 240Hrs	
5	High temperature and high humidity	Ta= 60℃ . 90% RH 240Hrs	Operation
6	Heat shock	-25℃ ~80℃ /50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	±200V,200pF(0Ω), once for each terminal	Non-operation
8	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz	IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	

Note: Ta: Ambient temperature.

E. Packing form



MAX. CAPACITY: 300 MODULES
MAX. WEIGHT: 10kg
MEAS. 520mmX340mmX250mm

General tolerance is ± 0.3

FPC CONNECTOR
DETAIL A SCALE 2 : 1

General tolerance is ± 0.3

FPC CONNECTOR
DETAIL A SCALE 2 : 1

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.

G. Application Notes

1. Stand-by timing

DC/DC enable




Figure 1: Stand-by timing diagram


Note 1: During No DCLK, HSYNC and VSYNC can be stopped. But in all other cases HSYNC and VSYNC must be active.

Note 2: External signal: DCLK, VSYNC, DIN (D0 ~ D7), STB (By register)

Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable

G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.

2. Power on sequence




Note 1: External signal: V_{CC}, PV_{DD}, AV_{DD}, DCLK, VSYNC, DIN (D0 ~ D7), STB (By register)

Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable,

G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.

3. Power off sequence




Note 1: External signal: V_{CC}, PV_{DD}, AV_{DD}, DCLK, VSYNC, DIN (D0 ~ D7), STB (By register)

Internal signal: DC/DC enable S1 ~ S480 (Source Driver output signal), FRP enable,


G1 ~ G240 (Gate Driver output signal) and Charge Pump enable.

4. Recommend UPS051 (9.7 MHz) power on/off setting




5. Recommend UPS052 320RGB mode (24.54 MHz) power on/off setting


POWER ON




POWER OFF




6. Recommend UPS052 360RGB mode (27MHz) power on/off setting




7. Recommend YUV mode A 640Y 320CrCb (24.54 MHz) power on/off setting




8. Recommend YUV mode A 720Y 360CrCb (27 MHz) power on/off setting




9. Recommend YUV mode B 640Y 320CrCb (24.54 MHz) power on/off setting



10. Recommend YUV mode B 720Y 320CrCb (27 MHz) power on/off setting



11. Recommend CCIR656 mode (27 MHz) power on/off setting



12. Recommend internal LED booster circuit

The internal LED circuit is drawn as follows. The value of R200 and C100 needs to be modified for LED characteristics. Un-compatible RC value will cause back light noise resulting ripple in image. For one LED solution, we often set R200 to be 30k as well as C100 to be 0.01uF(10V). For two LEDs solution, R200 is 18k and C100 is 0.01uF(10V). Furthermore, LED current is decided by VFB/R208. Regarding to the range of VFB, please refer to p.30 and p.31 (T0 register description).

