

(V)	Preliminary	Specifications
1	١.	Final Specif	icatione

Module	13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B133HAN04.2 (HW:0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
			07/26/2016
Checked & Approved by	Date	Prepared by	Date
			07/26/2016
Note: This Specification is swithout notice.	subject to change	AU Optronics	corporation



Contents

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	7
3.	. Functional Block Diagram	12
	. Absolute Maximum Ratings	
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	
5.	. Electrical Characteristics	
	5.1 TFT LCD Module	14
	5.2 Backlight Unit	17
6.	. Signal Interface Characteristic	
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	
	6.3 Interface Timing	
	6.4 Power ON/OFF Sequence	
7.	. Panel Reliability Test	
	7.1 Vibration Test	
	7.2 Shock Test	
	7.3 Reliability Test	
8.	. Mechanical Characteristics	
	8.1 Total Solution Outline Dimension	27
9.	. Shipping and Package	
	9.1 Shipping Label Format	
	9.2 Carton Package	
	9.3 Shipping Package of Palletizing Sequence	
10	0. Appendix: EDID Description	



Record of Revision

Ve	rsion and Date	Page	Old description	New Description	Remark
0.1	2016/05/12	All	First Edition for Customer		
0.2	2016/07/26	P29,P31		Update shipping label & EDID	
					,



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B133HAN04.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262K colors (RGB –6bits with FRC)with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

B133HAN04.2 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	336.71				
Active Area	[mm]	293.472x10	65.078			
Pixels H x V		1920x3(RG	3B) x 108	30		
Pixel Pitch	[mm]	0.1529 x 0.	.1529			
Pixel Format		R.G.B. Ver	tical Strip	ре		
Display Mode		Normally B	lack			
White Luminance (ILED=24mA) (Note: ILED is LED current)	[cd/m ²]	300 typ. (5 255 min. (5	•	• ,		
Luminance Uniformity		1.25 max.	(5 points)		
Contrast Ratio		800 typ				
Response Time	[ms]	27 typ / 35	Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	3.8 max (Ir	nclude Lo	gic and E	Blu power)	
Weight	[Grams]	170 max				
			Min.	Тур.	Max.	
Physical Size		Length	186.42	186.92	187.42	
	[mm]	Width	299.6	299.9	300.2	
		Thickness	-	-	2.0 (Panel Side) 2.2 (PCBA Side)	
Electrical Interface		2 Lane eDP 1.3				
Glass Thickness	[mm]	0.2				



Surface Treatment		Glare
Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance




2.3 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=24mA (Base Panel Only)			5 points average	255	300	-	cd/m2	1, 4, 5.
Viewing A	ngle	θR θL	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	4, 9
viewing Angle		ψH ψL	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	-		
Luminan Uniformi		δ5Р	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR		700	800	-		4, 6
Cross talk		%				4		4, 7
Response Time		TRT	Rising + Falling	-	27	35		
	Red	Rx		TBD	TBD	TBD		
	1100	Ry		TBD	TBD	TBD		
Color /	Green	Gx		TBD	TBD	TBD		
Chromaticity		Gy		TBD	TBD	TBD	_	
Coodinates	Blue	Вх	CIE 1931	TBD	TBD	TBD	_	4
3004114100	Diue	Ву		TBD	TBD	TBD	-	
	\ \ /\b:+c	Wx		0.283	0.313	0.343	-	
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


0		Maximum Brightness of five points
δ _{W5}	=	Minimum Brightness of five points
2	_	Maximum Brightness of thirteen points
δ w13	= -	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





AU OPTRONICS CORPORATION


Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

Schematic Block Diagram



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	4	[Volt]	Note 1,2


4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4



AU OPTRONICS CORPORATION

- Note 2: Permanent damage to the device may occur if exceed maximum values
- Note 3: LED specification refer to section 5.2
- Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).
- Note 5: The packing material of system forbid to involve ammonium component
- Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module
- Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal , for example)



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;

The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	0.9	[Watt]	Note 1
IDD	IDD Current	-	-	267	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Mosaic pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})

Note 2: Measure Condition




Vin rising time

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		٧
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	150		1320	mV

Follow as VESA display port standard V1.3

Display Port AUX_CH signal:





	Display port AUX_CH									
		Min	Тур	Max	unit					
VCM	AUX DC Common Mode Voltage		0		٧					
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV					

Follow as VESA display port standard V1.3

Display Port VHPD signal:

	Display port VнРD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25	1	3.6	V

Follow as VESA display port standard V1.3



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power						
Consumption	PLED	-	-	2.9	[Watt]	(Ta=25℃), Note 1
LED Life-Time	N/A	15,000	_	_	Hour	(Ta=25℃), Note 2
	IN/A	13,000	_	_		I _F =24 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	5.0 (Note 2)	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.2	ı	5.5	[Volt]	
LED Enable Input Low Level	VLLD_LIN	-	-	0.6	[Volt]	Define as
PWM Logic Input High Level	VPW4 511	2.2	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	ı	0.6	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	1 (Note 3)		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VIN



AU OPTRONICS CORPORATION

Note 3: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz.

The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

B133HAN04.2 <u>Document Version : 0.2</u> 18 of 33



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1									19	20)
1st Line	R	В	R	G	В		R	G	В	R	G	В
	'			1		1		1			•	
	,			'		,		,				
				1		•		•			•	
						•						
				•		•		•				
						•						
	,			ı		•		ı				
				1		•		1				
		1										_
1080th Line	R	В	R	G	В		R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Mating Housing/Part Number

Physical interface is described as for the connector on module.


These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation For Signal Connector Manufacturer IPEX or compatible IPEX 20455-030E-12 or compatible Type / Part Number (0.4mm pitch or compatible) IPX or compatible

6.2.2 Pin Assignment (with Touch Sensor Pin Assignment)


Pin	Symbol	Description
1	NC Reserved	Reserved for LCD supplier
2	GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	GND	High Speed Ground
6	Lane0_N	Complement Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Channel
10	AUX_CH_N	Complement Signal Auxiliary Channel
11	GND	High Speed Ground
12	VCC	LCD logic
13	VCC	LCD logic
14	LCD Self Test or NC	LCD Panel Self Test Enable (Optional)
15	GND	LCD logic and driver ground
16	GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	LED Backlight ground
19	BL_GND	LED Backlight ground
20	BL_GND	LED Backlight ground
21	BL_GND	LED Backlight ground
22	BL ENABLE	LED Backlight control on/off control
23	BL PWM	System PWM signal input for dimming
24	H_SYNC or NC	H_SYNC function(Optional) or NC
25	NC Reserved	Reserved for LCD supplier
26	VLED	LED Backlight Power (5-21V)
27	VLED	LED Backlight Power (5-21V)
28	VLED	LED Backlight Power (5-21V)
29	VLED	LED Backlight Power (5-21V)
30	NC	NC





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





AU OPTRONICS CORPORATION

6.3.1 Timing Characteristics


Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	60 -		Hz	
Clock from	equency	1/ T _{Clock}	66.6	72	80	MHz
	Period	T _V	1090	1116	1080+A	
Vertical	Active	T _{VD}		1080		${f T}_{\sf Line}$
Section	Blanking	T _{VB}	10	36	Α	
	Period	T _H	1000	1052	960+B	
Horizontal	Active	T _{HD}		960		T_{Clock}
Section	Blanking	T HB	40	92	В	

Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1920+B)*(1080+A)*60 < 149.1 MHz

6.3.2 Timing diagram






AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	David Ive		Limits		Natas
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.2	10
T14	0	<u> </u>
T15	0	2
T16	0	=
T17	0	
T18	0.2	10
T19	1*	2
T20	1*	·


Seamless change: T19/T20 = 5xTpw/m*

*T_{PWM}= 1/PWM Frequency

Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current I²t is under typical melt of fuse Spec. , there is no mentioned problem.

Touch Panel Power on Sequence



Timing	Description	Min (ms)
T _{RST}	Reset signal delay time from VTSP (TP power)	1
T _{TPEN}	TP enable signal delay time from reset signal	20



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta=0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 250h	
Thermal Shock Test	Ta=-20°C (30min) ~60°C (30min), 100cycles condition.	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


B133HAN04.2 <u>Document Version : 0.2</u> 26 of 33

8. Mechanical Characteristics

8.1 Total Solution Outline Dimension




B133HAN04.2 _Document Version : 0.2 27 of 33




9. Shipping and Package


9.1 Shipping Label Format



9.2 Carton Package



9.3 Shipping Package of Palletizing Sequence



10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	2D	00101101	45
0B	hex, LSB first	42	01000010	66
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	1F	00011111	31
11	Year of manufacture	1A	00011010	26
12	EDID Structure Ver.	01	0000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1D	00011101	29
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	C3	11000011	195
1A	Blue/white low bits (Lower 2:2:2:2 bits)	15	00010101	21
1B	Red x (Upper 8 bits)	93	10010011	147
1C	Red y/ highER 8 bits	58	01011000	88
1D	Green x	59	01011001	89
1E	Green y	92	10010010	146
1F	Blue x	29	00101001	41
20	Blue y	22	00100010	34
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	1
27	<u> </u>	01	00000001	1
28	Standard timing #2	01	0000001	1
29	6	01	00000001	1 .
2A	Standard timing #3	01	0000001	1
2B		01	0000001	1

2C	Standard timing #4	01	0000001	1
2D	Ĭ	01	0000001	1
2E	Standard timing #5	01	0000001	1
2F	Ĭ	01	0000001	1
30	Standard timing #6	01	0000001	1
31	Ĭ ,	01	0000001	1
32	Standard timing #7	01	0000001	1
33	Ĭ	01	0000001	1
34	Standard timing #8	01	0000001	1
35	Ĭ	01	0000001	1
36	Pixel Clock/10000 LSB	14	00010100	20
37	Pixel Clock/10000 USB	37	00110111	55
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	B8	10111000	184
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112
3B	Vertical Active Lower 8bits	38	00111000	56
3C	Vertical Blanking Lower 8bits	24	00100100	36
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	10	00010000	16
3F	HorzSync.Width	10	00010000	16
40	VertSync.Offset : VertSync.Width	3E	00111110	62
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	25	00100101	37
43	Vertical Image Size Lower 8bits	A5	10100101	165
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Pixel Clock/10,000 (LSB)	В8	10111000	184
49	Pixel Clock/10,000 (MSB)	24	00100100	36
4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128
4B	Horizontal Blanking Pixels, lower 8 bits	B8	10111000	184
4C	H Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112
4D	Vertical Addressable Lines, lower 8 bits	38	00111000	56
4E	Vertical Blanking Lines, lower 8 bits	24	00100100	36
4F	V lines, upper nibble : V blanking, upper nibble	40	01000000	64
50	Horizontal Front Porch, lower 8 bits	10	00010000	16
51	Horizontal Sync Pulse, lower 8 bits	10	00010000	16
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	3E	00111110	62
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0
54	Horizontal Image Size in mm, lower 8 bits	25	00100101	37
55	Vertical Image Size in mm, lower 8 bits	A5	10100101	165
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16
57	Horizontal Border	00	00000000	0
58	Vertical Border	00	00000000	0
59	Bit Encode Sync Information	18	00011000	24
5A	DC	00	00000000	0
5B	HTOTAL	00	00000000	0
5C	НА	00	00000000	0

5D	HBL	00	00000000	0
5E	HFP	00	00000000	0
5F	HFPe	00	00000000	0
60	НВР	00	00000000	0
61	НВ	00	00000000	0
62	HSO	00	00000000	0
63	HS	00	00000000	0
64	VTOTAL	00	00000000	0
65	VA	00	00000000	0
66	VBL	00	00000000	0
67	VFP	00	00000000	0
68	VBP	00	00000000	0
69	VB	00	00000000	0
6A	VSO	00	00000000	0
6B	VS	00	00000000	0
6C	Detail Timing Description #4	00	00000000	0
6D	Flag	00	00000000	0
6E	Reserved	00	00000000	0
6F	For Brightness Table and Power Consumption	02	0000010	2
70	Flag	00	00000000	0
71	PWM % [7:0] @ Step 0	10	00010000	16
72	PWM % [7:0] @ Step 5	36	00110110	54
73	PWM % [7:0] @ Step 10	FF	11111111	255
74	Nits [7:0] @ Step 0	0F	00001111	15
75	Nits [7:0] @ Step 5	3C	00111100	60
76	Nits [7:0] @ Step 10	96	10010110	150
77	Panel Electronics Power @ 32x32 Chess Pattern =	1E	00011110	30
78	Backlight Power @ 60 nits =	0E	00001110	14
79	Backlight Power @ Step 10 =	24	00100100	36
7 A	Nits @ 100% PWM Duty =	96	10010110	150
7B	Flag	20	00100000	32
7C	Flag	20	00100000	32
7D	Flag	20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	FD	11111101	253