

() Preliminary Specifications(V) Final Specifications

Module	WXGA Color TFT-LCD with LED Backlight design		
Model Name	B121EW09 V4 (H/W:0A)		
Note (🗭)	LED Backlight with driving circuit design		

Customer	Date	Approved by	Date
		Howard Lee	<u>2010 02 24</u>
Checked & Approved by	Date	Prepared by	
		Donna Yang	<u>2010 02 24</u>
Note: This Specification is sul notice.	oject to change without	NBBU Marketi AU Optronics	



Contents

1.	Handling Precautions	5
2.	General Description	5
	2.1 General Specification	6
	2.2 Optical Characteristics	6
3.	Functional Block Diagram	12
4.	Absolute Maximum Ratings	13
	4.1 Absolute Ratings of TFT LCD Module	13
	4.2 Absolute Ratings of Backlight Unit	13
	4.3 Absolute Ratings of Environment	13
5.	Electrical characteristics	15
	5.1 TFT LCD Module	15
	5.2 Backlight Unit	20
6.	Signal Characteristic	21
	6.1 Pixel Format Image	21
	6.2 The input data format	22
	6.3 Signal Description/Pin Assignment	23
	6.4 Interface Timing	25
	6.5 Power ON /OFF Sequence	26
7.	Connector Description	28
	7.1 TFT LCD Module	28
8.	8. LED Driving Specification	29
	8.1 Connector Description	29
	8.2 Pin Assignment	29
9.	Vibration and Shock Test	30
	9.1 Vibration Test	30
	9.2 Shock Test Spec:	30
	D. Reliability	
11	1. Mechanical Characteristics	32
	11.1 LCM Outline Dimension	32
	11.2 Screw Hole Depth and Center Position	34
12	2. Shipping and Package	35
	12.1 Shipping Label Format	35
	12.2 Carton package	36
	12.3 Shipping package of palletizing sequence	36

	Product Specification	
	AU OPTRONICS CORPORATION	
13. Appendix: El	OID description	37

document version 1.1 3 of 40



Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 04/13/2009	All	New version		
0.2 08/14/2009	15		Update signal electrical Charactistics	
0.2 08/14/2009	25		Update Power on-off sequence	
0.2 08/14/2009	34		Add Shipping Label Format	
0.3 10/01/2009	6		Update white luminance	
1.0 02/24/2010	18		Update Display Port panel power sequence timing parameter:	
1.0 02/24/2010	36		Add EDID information	
1.1 02/03/2010	15		Update VCM	



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.

2. General Description

B121EW09 V4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B121EW09 V4 is designed for a display unit of notebook style personal computer and industrial machine.



2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specifications					
Screen Diagonal	[mm]	307.9 (W")					
Active Area	[mm]	261.12(H) X 163.20(V)					
Pixels H x V		1280x3(RGB) x 800					
Pixel Pitch	[mm]	0.204X0.204					
Pixel Arrangement		R.G.B. Vertic	al Stripe				
Display Mode		Normally Whi	ite				
White Luminance (ILED=20mA)	[cd/m ²]	220 typ. (5 points average) 187 min. (5 points average)					
Luminance Uniformity		1.25 max. (5 points)					
Contrast Ratio		400 typ					
Response Time	[ms]	16 typ / 25 Ma	ax				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	4.1 max. (Inc	lude Logic an	d Black Lig	ht power)		
Weight	[Grams]	270 max.					
Physical Size	[mm]		L	W	Т		
		Max	276.3	178.6	5.5		
		Typical	275.8	178	-		
Electrical laterife as		Min	275.3	-	-		
Electrical Interface		VESA eDP 3	U-pin				
Surface Treatment		Anti-Glare					
Support Color		262K colors (RGB 6-bit)					
Temperature Range Operating Storage (Non-Operating) RoHS Compliance	[°C]	0 to +50 -20 to +65 RoHS Compl	iance				
'		F					

2.2 Optical Characteristics

document version 1.1 6 of 40




The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Condition	ns	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points ave	rage	187	220	-	cd/m ²	1, 4, 5.
Viewing Angle		θ _R θ _L		(Right) Left)	40 40	45 45	-	degree	4.0
Viewing Ai	Viewing Angle			Upper) ower)	10 30	15 35	-		4, 9
Luminan Uniformi		δ _{5P}	5 Points	;	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points		•	-	1.50		2, 3,
Contrast R	atio	CR				500	•		4, 6
Cross ta	lk	%					4		4, 7
		T _r	Rising		-		-		
Response ⁻	Гime	T _f	Falling		-	_	-	msec	4, 8
		T _{RT}	Rising + Falling		-	16	25		
	Red	Rx		-	0.530	0.560	0.590		
	1100	Ry		-	0.320	0.350	0.380	-	
Color /	Green	Gx		-	0.315	0.345	0.375		
Color / Chromaticity	3	Gy		ļ-	0.530	0.560	0.590		
Coodinates	Blue	Вх	CIE 1931	I	0.120	0.150	0.180		4
	Dide	Ву			0.075	0.105	0.135		
	White	Wx		-	0.283	0.313	0.343		
	WILLE	Wy			0.299	0.329	0.359		
NTSC		%			-	45	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

δ _{W5} =		Maximum Brightness of five points
		Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points


Note 4: Measurement method

document version 1.1 8 of 40



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points , $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


document version 1.1 9 of 40



AU OPTRONICS CORPORATION


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




document version 1.1 10 of 40



AU OPTRONICS CORPORATION

Note 8. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




document version 1.1 of 40



3. Functional Block Diagram

The following diagram shows the functional block of the 12.1 inches wide Color TFT/LCD 30 Pin (One ch/connector Module:



document version 1.1 12 of 40



AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

	<u> </u>				
Item	Symbol	Min	Max	Unit	Conditions
LED Driving Voltage	V_{LED}	-	36 (Row Output)	[Volt]	Note 1,2,3
LED Driving Current	I _{LED}	-	30 (Row Output)	[mA] rms	Note 1,2,3

4.3 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	10	90	[%RH]	Note 4
Storage Temperature	TST	-20	+65	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



document version 1.1 13 of 40



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		0.9	[Watt]	Note 1/2
IDD	IDD Current	-	-	250	[mA]	Note 1/2
lRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





document version 1.1 Vin rising time 15 of 40




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




,	Display Port main li	nk			
		Min	Тур	Max	unit
VCM	Differential common mode voltage	0.668	0.68	0.685	٧
VDiffP-P level1	Differential peak to peak voltage level1	0.34	0.4	0.46	٧
VDiffP-P level2	Differential peak to peak voltage level2	0.51	0.6	0.68	V
VDiffP-P level3	Differential peak to peak voltage level3	0.69	0.8	0.92	٧
VDiffP-P level4	Differential peak to peak voltage level4	1.02	1.2	1.38	٧

document version 1.1 16 of 40



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



Display Port AUX_CH								
	Min Typ Max unit							
VCM	Differential common mode voltage	0	VDD/2	2	٧			
VDiffP-P	Differential peak to peak voltage	0.39		1.38	V			

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

Display Port VHPD							
	Min Typ Max unit						
VHPD	HPD voltage	2.25		3.6	٧		


Fallow as VESA display port standard V1.1a.

document version 1.1 17 of 40




AU OPTRONICS CORPORATION

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

document version 1.1 18 of 40



Display Port panel power sequence timing parameter:

Diti	Reqd.	Limits		Notes
Description	By	Min	Max	Notes
Power rail rise time, 10% to 90%	Source	0.5ms	10ms	
Delay from LCDVCC to black video generation	Sink	0ms	200ms	Prevents display noise until valid video data is received from the Source (see note 1 below)
Delay from LCDVCC to HPD high	Sink	0ms	200ms	Sink Aux Channel must be operational upon HPD high
Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize
Link training duration	Source	-	-	Dependant on Source link training protocol
Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.
Delay from valid video data from Source to video on display	Sink	0ms	50ms	Max allows Sink validate video data and timing
Delay from valid video data from Source to backlight enable	Source	-	-	Source must assure display video is stable
Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated (see note 1 below)
Delay from end of valid video data from Source to power off	Source	0ms	500ms	
Power rail fall time, 90% to 10%	Source	-	10ms	
Power off time	Source	500ms	-	
	Delay from LCDVCC to black video generation Delay from LCDVCC to HPD high Delay from HPD high to link training initialization Link training duration Link idle Delay from valid video data from Source to video on display Delay from valid video data from Source to backlight enable Delay from backlight disable to end of valid video data Delay from end of valid video data from Source to power off Power rail fall time, 90% to 10%	Power rail rise time, 10% to 90% Delay from LCDVCC to black video generation Delay from LCDVCC to HPD high Delay from HPD high to link training initialization Link training duration Source Link idle Delay from valid video data from Source to video on display Delay from valid video data from Source to backlight enable Delay from backlight disable to end of valid video data Delay from end of valid video data Fource Delay from backlight disable to end of valid video data Delay from end of valid video data Fource Delay from backlight disable to end of valid video data Delay from end of valid video data Delay from Source to power off Power rail fall time, 90% to 10%	Power rail rise time, 10% to 90% Delay from LCDVCC to black video generation Delay from LCDVCC to HPD high Delay from HPD high to link training initialization Link training duration Source Link idle Delay from valid video data from Source to video on display Delay from valid video data from Source to backlight enable Delay from backlight disable to end of valid video data from Source to power off Power rail fall time, 90% to 10% Source Source 0.5ms Oms Sink Oms Source - Source - Source - Source - Oms Source - Source -	Power rail rise time, 10% to 90% Delay from LCDVCC to black video generation Delay from LCDVCC to HPD high Delay from HPD high to link training initialization Link training duration Delay from valid video data from Source to video on display Delay from valid video data from Source to backlight enable Delay from backlight disable to end of valid video data from Source to power off Power rail fall time, 90% to 10% Source Source O.5ms 10ms 200ms 200ms Sink Oms Source - - - Source - - Source - - Source - - - Oms 50ms

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power-on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX CH transaction with the time specified within T3 max.

⁻upon LCDVDD power on (with in T2 max)

⁻when the "Novideostream Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

⁻when no main link data, or invalid video data, is received from the source. Black video must be displayed within 50ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.



5.2 Backlight Unit

LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V _F	2.95	3.15	3.35	[Volt]	(Ta=25□)
LED Forward Current	I _F		20	30	[mA]	(Ta=25□)
LED Power consumption	P _{LED}		3.78		[Watt]	(Ta=25□) Note 1
LED Life-Time	N/A	12,000	-	-	Hour	(Ta=25□) I _F =20 mA Note 2
Output PWM frequency	FPWM	100	200	20K	Hz	
Duty ratio		5		100	%	

Note 1: Calculator value for reference IF×VF× 42/ efficiency(85%)=P(typ.)

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

document version 1.1 20 of 40



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	0	1		127	'8	<mark>127</mark>	<mark>79</mark>
1st Line	R G B	R G B		R G	В	R C	В
	1	1		1			
	1						
			•	•			
			•	•			
			•	1			
			•	1			
800th Line	R G B	R G B		R G	В	R	В



6.2 The input data format

RxCLKIN	
RxIN0	G0 R5 R4 R3 R2 R1 R0
RxIN1	B1 B0 G5 G4 G3 G2 G1
RxIN2	DE VS HS B5 B4 B3 B2

Signal Nama	Description	
Signal Name	Description	Pad pival Data
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Dad nivel Date	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 69.3 MHZ. The signal is
		used to strobe the pixel data and DE signals. All
		pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data
		shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Signal Description/Pin Assignment

E-DP is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description
1	NC	No Connection (Reserved)
2	NC	No Connection (Reserved)
3	NC	No Connection (Reserved)
4	NC	No Connection (Reserved)
5	H_GND	High Speed (Main Link) Ground
6	ML_Lane 0 (n)	Complement Signal-Main Link Lane
7	ML_Lane O (p)	True Signal-Main Link Lane
8	H_GND	High Speed (Main Link) Ground
9	AUX_CH(p)	True Signal-Auxiliary channel
10	AUX_CH(n)	Complement Signal-Auxiliary
11	H_GND	High Speed (Main Link) Ground
12	VCC	VCC for Module (3.3V)
13	VCC	VCC for Module (3.3V)
14	BIST	Built-In Self Test (active high)
15	GND	Ground
16	GND	Ground
17	HPD	Hot Plug Detect
18	BL_GND	BL Ground
19	BL_GND	BL Ground
20	BL_GND	BL Ground
21	BL_GND	BL Ground
22	BL_EN	BL On/Off (On: 2.0~3.3V, Off: 0~0.5V) / NC (100K pull-up) / 5V tolerant
23	BL_PWM	PWM for luminance control (200~1KHz, 3.3V, 10~100%, 0V=off) 5V tolerant
24	NC	No Connection (Reserved)
25	NC	No Connection (Reserved)
26	VBL	BL Power 6V-20V
27	VBL	BL Power 6V-20V
28	VBL	BL Power 6V-20V
29	VBL	BL Power 6V-20V
30	NC	No Connection (Reserved)



AU OPTRONICS CORPORATION


PIN 1

AUO Label

Auo Label

Auo Label

Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of **eDP inputs** are as following.



document version 1.1 24 of 40



AU OPTRONICS CORPORATION


6.4.1 Timing Characteristics

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	-	60	-	Hz
Clock frequency		1/ T _{Clock}	50-	69.3	80-	MHz
	Period	T _V	803	816	1023	
Vertical	Active	T _{VD}	800	800	800	${f T}_{\sf Line}$
Section	Blanking	T _{VB}	3	16	223	
	Period	T _H	1303	1416	2047	
Horizontal	Active	T _{HD}	1280	1280	1280	T_{Clock}
Section	Blanking	T HB	23	136	767	

Note: DE mode only

6.4.2 Timing diagram




document version 1.1 25 of 40



AU OPTRONICS CORPORATION

6.5 Power ON /OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off




Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	5	-	50	(ms)
T3	0.5	-	50	(ms)
T4	400	-	-	(ms)
T5	300	-	-	(ms)
T6	200	-	-	(ms)
T7	0	-	10	(ms)
T8	10			(ms)
T9	10			(ms)
T10	0			(ms)
T11	10			(ms)

document version 1.1 26 of 40



LED on/off sequence is as follows. Interface signals are also shown in the chart.



Symbol	Min	Тур	Max	Unit
T1	10			
T2	10			
Т3	50			ms
T4	0			
T 5	10			



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-02 or compatible
Mating Housing/Part Number	IPEX 20453-030T-01 or compatible

document version 1.1 28 of 40



8. 8. LED Driving Specification

8.1 Connector Description

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

8.2 Pin Assignment

Refer to 6.3

document version 1.1 29 of 40



9. Vibration and Shock Test

9.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

9.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

document version 1.1 30 of 40



Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40□, 90%RH, 300h	
High Temperature Operation	Ta= 50□, Dry, 300h	
Low Temperature Operation	Ta= 0□, 300h	
High Temperature Storage	Ta= 60 □, 300h	
Low Temperature Storage	Ta= -20□, 300h	
Thermal Shock Test	Ta=-20 to 60 , Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

11. Mechanical Characteristics


11.1 LCM Outline Dimension



document version 1.1 32 of 40



AU OPTRONICS CORPORATION



SCALE 0.500


document version 1.1 33 of 40



11.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.3 mm (See drawing)

Screw hole center location, from front surface = 3.7 ± 0.2 mm (See drawing) Screw Torque: Maximum 2.5 kgf-cm




⊳ X

document version 1.1 34 of 40




12. Shipping and Package

12.1 Shipping Label Format






12.2 Carton package



12.3 Shipping package of palletizing sequence





13. Appendix: EDID description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	0000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	14	00010100	20
0B	hex, LSB first	94	10010100	148
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	13	00010011	19
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1A	00011010	26
16	Max V image size (rounded to cm)	10	00010000	16
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	0000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	65	01100101	101
1A	Blue/white low bits (Lower 2:2:2:2 bits)	85	10000101	133
1B	Red x (Upper 8 bits)	8F	10001111	143
1C	Red y/ highER 8 bits	59	01011001	89
1D	Green x	58	01011000	88
1E	Green y	8F	10001111	143
1F	Blue x	26	00100110	38
20	Blue y	1B	00011011	27
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	0000001	1



27		01	0000001	1
28	Standard timing #2	01	00000001	1
29		01	0000001	1
2A	Standard timing #3	01	00000001	1
2B		01	0000001	1
2C	Standard timing #4	01	00000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	0000001	1
30	Standard timing #6	01	00000001	1
31		01	0000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	1
34	Standard timing #8	01	00000001	1
35		01	0000001	1
36	Pixel Clock/10000 LSB	12	00010010	18
37	Pixel Clock/10000 USB	1B	00011011	27
38	Horz active Lower 8bits	00	00000000	0
39	Horz blanking Lower 8bits	8A	10001010	138
3 A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80
3B	Vertical Active Lower 8bits	20	00100000	32
3C	Vertical Blanking Lower 8bits	0E	00001110	14
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	28	00101000	40
3F	HorzSync.Width	1C	00011100	28
40	VertSync.Offset : VertSync.Width	24	00100100	36
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	05	00000101	5
43	Vertical Image Size Lower 8bits	A3	10100011	163
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Pixel Clock/10,000 (LSB)	0C	00001100	12
49	Pixel Clock/10,000 (MSB)	12	00010010	18
4A	Horizontal Addressable Pixels, lower 8 bits	00	00000000	0
4B	Horizontal Blanking Pixels, lower 8 bits	8A	10001010	138
4C	H Pixels, upper nibble : H Blanking, upper nibble	50	01010000	80
4D	Vertical Addressable Lines, lower 8 bits	20	00100000	32
4E	Vertical Blanking Lines, lower 8 bits	0E	00001110	14
4F	V lines, upper nibble : V blanking, upper nibble	30	00110000	48
50	Horizontal Front Porch, lower 8 bits	28	00101000	40
51	Horizontal Sync Pulse, lower 8 bits	1C	00011100	28 38 of



V Front Porch, lower nibble : V Sync Pulse, lower n	ibble 24	00100100	36
VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0
Horizontal Image Size in mm, lower 8 bits	05	00000101	5
Vertical Image Size in mm, lower 8 bits	A3	10100011	163
H Image Size, upper nibble : V Image Size, upper ni	bble 10	00010000	16
Horizontal Border	00	00000000	0
58 Vertical Border	00	00000000	0
59 Bit Encode Sync Information	18	00011000	24
5A DC	00	00000000	0
5B HTOTAL	00	00000000	0
5C HA	00	00000000	0
5D HBL	00	00000000	0
5E HFP	00	00000000	0
5F HFPe	00	00000000	0
60 HBP	00	00000000	0
61 HB	00	00000000	0
62 HSO	00	00000000	0
63 HS	00	00000000	0
64 VTOTAL	00	00000000	0
65 <mark>VA</mark>	00	00000000	0
66 VBL	00	00000000	0
67 VFP	00	00000000	0
68 VBP	00	00000000	0
69 VB	00	00000000	0
6A VSO	00	00000000	0
6B VS	00	00000000	0
6C Detail Timing Description #4	00	00000000	0
6D Flag	00	00000000	0
6E Reserved	00	00000000	0
6F For Brightness Table and Power Consumption	02	00000010	2
70 Flag	00	00000000	0
71 PWM % [7:0] @ Step 0	0C	00001100	12
72 PWM % [7:0] @ Step 5	47	01000111	71
73 PWM % [7:0] @ Step 10	F7	11110111	247
74 Nits [7:0] @ Step 0	0A	00001010	10
75 Nits [7:0] @ Step 5	3C	00111100	60
76 Nits [7:0] @ Step 10	64	01100100	100
Panel Electronics Power @ 32x32 Chess Pattern =	11	00010001	17
78 Backlight Power @ 60 nits =	12	00010010	18
79 Backlight Power @ Step 10 =	1E	00011110	30
7A Nits @ 100% PWM Duty =	68	01101000	104
7B Flag	20	00100000	32



7C	Flag	20	00100000	32
7D	Flag	20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	80	10000000	128