

- () Preliminary Specifications(V) Final Specifications

Module	WXGA Color TFT-LCD with LED Backlight design
Model Name	B121EW09 V4 (H/W:0A)
Note (🔒)	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
		Howard Lee	<u>2010 02 24</u>
Checked & Approved by	Date	Prepared by	
		Donna Yang	<u>2010 02 24</u>
Note: This Specification is su without notice.	bject to change	NBBU Marketi AU Optronics	



Contents

1.	Handling Precautions	5
2.	General Description	5
	2.1 General Specification	(
	2.2 Optical Characteristics	
3.	Functional Block Diagram	12
4.	Absolute Maximum Ratings	13
	4.1 Absolute Ratings of TFT LCD Module	13
	4.2 Absolute Ratings of Backlight Unit	13
	4.3 Absolute Ratings of Environment	13
5.	Electrical characteristics	14
	5.1 TFT LCD Module	14
	5.2 Backlight Unit	19
6.	Signal Characteristic	20
	6.1 Pixel Format Image	20
	6.2 The input data format	21
	6.3 Signal Description/Pin Assignment	
	6.4 Interface Timing	24
	6.5 Power ON /OFF Sequence	
7.	Connector Description	27
	7.1 TFT LCD Module	27
8.	8. LED Driving Specification	28
	8.1 Connector Description	28
	8.2 Pin Assignment	28
9.	Vibration and Shock Test	29
	9.1 Vibration Test	29
	9.2 Shock Test Spec:	29
10	0. Reliability	30
11	1. Mechanical Characteristics	31
	11.1 LCM Outline Dimension	31
	11.2 Screw Hole Depth and Center Position	33
12	2. Shipping and Package	34
	12.1 Shipping Label Format	32
	12.2 Carton package	35
	12.3 Shipping package of palletizing sequence	35



document version 1.1 3 of 39



Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 04/13/2009	AII	New version		
0.2 08/14/2009	15		Update signal electrical Charactistics	
0.2 08/14/2009	25		Update Power on-off sequence	
0.2 08/14/2009	34		Add Shipping Label Format	
0.3 10/01/2009	6		Update white luminance	
1.0 02/24/2010	18		Update Display Port panel power sequence timing parameter:	
1.0 02/24/2010	36		Add EDID information	
1.1 02/03/2010	15		Update VCM	



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13)Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.

2. General Description

B121EW09 V4 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.



AU OPTRONICS CORPORATION

B121EW09 V4 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Unit	Specifications				
[mm]	307.9 (W")				
[mm]	261.12(H) X 1	63.20(V)			
	1280x3(RGB)	x 800			
[mm]	0.204X0.204				
	R.G.B. Vertica	al Stripe			
	Normally Whit	te			
[cd/m ²]	220 typ. (5 points average) 187 min. (5 points average)				
	1.25 max. (5 p	points)			
	400 typ				
[ms]	16 typ / 25 Max				
[Volt]	+3.3 typ.				
[Watt]	4.1 max. (Incl	ude Logic an	nd Black Lig	ht power)	
[Grams]	270 max.				
[mm]		L	W	Т	
	Max	276.3	178.6	5.5	
			178	-	
			-	-	
	VESA eDP 30)-pin			
	Anti-Glare				
	262K colors (RGB 6-bit)			
[°C]	0 to +50 -20 to +65 RoHS Compli	ance			
	[mm] [mm] [mm] [cd/m²] [ms] [volt] [watt] [grams] [mm]	[mm] 307.9 (W") [mm] 261.12(H) X 1 1280x3(RGB) [mm] 0.204X0.204 R.G.B. Vertica Normally White [cd/m²] 220 typ. (5 por 187 min. (5 por 18	[mm] 307.9 (W") [mm] 261.12(H) X 163.20(V) 1280x3(RGB) x 800 [mm] 0.204X0.204 R.G.B. Vertical Stripe Normally White [cd/m²] 220 typ. (5 points average 187 min. (5 points average 187 min. (5 points) 400 typ [ms] 16 typ / 25 Max [Volt] 4.1 max. (Include Logic and Igrams) 270 max. [mm] L Max 276.3 Typical 275.8 Min 275.3 VESA eDP 30-pin Anti-Glare 262K colors (RGB 6-bit)	[mm] 307.9 (W") [mm] 261.12(H) X 163.20(V) 1280x3(RGB) x 800 [mm] 0.204X0.204 R.G.B. Vertical Stripe Normally White [cd/m²] 220 typ. (5 points average) 187 min. (5 points average) 1.25 max. (5 points) 400 typ [ms] 16 typ / 25 Max [Volt] +3.3 typ. [Watt] 4.1 max. (Include Logic and Black Lig [Grams] 270 max. [mm]	

document version 1.1 6 of 39



2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir			5 points average	187	220	-	cd/m²	1, 4, 5.
		θ_{R}	Horizontal (Right)	40	45	-	degree	
Viewing A	ngle	<i>θ</i> L	CR = 10 (Left)	40	45	-	4.09.00	4, 9
	J	ф н	Vertical (Upper)	10	15	-		7, 5
		∳ L	CR = 10 (Lower)	30	35	-		
Luminance Uniformity		δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points	-	-	1.50		2, 3,
Contrast Ratio		CR			500	-		4, 6
Cross talk		%				4		4, 7
Response Time		Tr	Rising	-	_	-		
		T _f	Falling	-	_	-	msec	4, 8
		T _{RT}	Rising + Falling	-	16	25		
	Red	Rx		0.530	0.560	0.590		
	Reu	Ry		0.320	0.350	0.380		
	Green	Gx		0.315	0.345	0.375		
Color /	Green	Gy		0.530	0.560	0.590		
Chromaticity Coodinates	Division	Вх	CIE 1931	0.120	0.150	0.180		4
	Blue	Ву		0.075	0.105	0.135		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points


Note 4: Measurement method

document version 1.1 8 of 39



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

document version 1.1 9 of 39




AU OPTRONICS CORPORATION

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




document version 1.1 10 of 39



AU OPTRONICS CORPORATION

Note 8. Definition of viewing angle

Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (0) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




document version 1.1 1 of 39



3. Functional Block Diagram

The following diagram shows the functional block of the 12.1 inches wide Color TFT/LCD 30 Pin (One ch/connector Module:



document version 1.1 12 of 39



AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

ltem	Symbol	Min	Max	Unit	Conditions
LED Driving Voltage	V_{LED}	-	36 (Row Output)	[Volt]	Note 1,2,3
LED Driving Current	I _{LED}	-	30 (Row Output)	[mA] rms	Note 1,2,3

4.3 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	10	90	[%RH]	Note 4
Storage Temperature	TST	-20	+65	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

document version 1.1 13 of 39



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
	Voltage					
PDD	VDD Power	_		0.9	[Watt]	Note 1/2
IDD	IDD Current	-	-	250	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable	_	_	100	[mV]	
	Logic/LCD Drive				р-р	
	Ripple Voltage					

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





document version 1.1 Vin. rising time 14 of 39




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display Port main li	nk			
5		Min	Тур	Max	unit
VCM	Differential common mode voltage	0.668	0.68	0.685	٧
VDiffP-P level1	Differential peak to peak voltage level1	0.34	0.4	0.46	V
VDiffP-P level2	Differential peak to peak voltage level2	0.51	0.6	0.68	V
VDiffP-P level3	Differential peak to peak voltage level3	0.69	0.8	0.92	V
VDiffP-P level4	Differential peak to peak voltage level4	1.02	1.2	1.38	V

document version 1.1 15 of 39



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



Display Port AUX_CH					
Min Typ Max unit					
VCM	Differential common mode voltage	0	VDD/2	2	٧
VDiffP-P	Differential peak to peak voltage	0.39		1.38	V

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

Display Port VHPD					
		Min	Тур	Max	unit
VHPD	HPD voltage	2.25		3.6	V


Fallow as VESA display port standard V1.1a.

document version 1.1 16 of 39




AU OPTRONICS CORPORATION

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

document version 1.1 17 of 39



Display Port panel power sequence timing parameter:

Timing	Description	Reqd.	Limits		Notes
Parameter	Description	By	Min	Max	Notes
T1	Power rail rise time, 10% to 90%	Source	0.5ms	10ms	
T2	Delay from LCDVCC to black video generation	Sink	0ms	200ms	Prevents display noise until valid video data is received from the Source (see note 1 below)
Т3	Delay from LCDVCC to HPD high	Sink	0ms	200ms	Sink Aux Channel must be operational upon HPD high
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize
T5	Link training duration	Source	-	-	Dependant on Source link training protocol
Т6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.
Т7	Delay from valid video data from Source to video on display	Sink	0ms	50ms	Max allows Sink validate video data and timing
Т8	Delay from valid video data from Source to backlight enable	Source	-	-	Source must assure display video is stable
Т9	Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated (see note 1 below)
T10	Delay from end of valid video data from Source to power off	Source	0ms	500ms	
T11	Power rail fall time, 90% to 10%	Source	-	10ms	
T12	Power off time	Source	500ms	-	

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power-on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

document version 1.1 18 of 39

⁻upon LCDVDD power on (with in T2 max)

⁻when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

⁻when no main link data, or invalid video data, is received from the source. Black video must be displayed within 50ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.



5.2 Backlight Unit

LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V_{F}	2.95	3.15	3.35	[Volt]	(Ta=25°ℂ)
LED Forward Current	I _F		20	30	[mA]	(Ta=25°ℂ)
LED Power consumption	P _{LED}		3.78		[Watt]	(Ta=25°C) Note 1
LED Life-Time	N/A	12,000	-	-	Hour	(Ta=25℃) I _F =20 mA Note 2
Output PWM frequency	FPWM	100	200	20K	Hz	
Duty ratio		5		100	%	

Note 1: Calculator value for reference IFxVFx 42/ efficiency(85%)=P(typ.)

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

document version 1.1 19 of 39



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	0	1		1278	<mark>1279</mark>
1st Line	R G B	R G B		R G I	B R G B
		•			
	•	,		•	
		,	•	•	
			•		
		,			
800th Line	R G B	R G B		R G I	B R G B



6.2 The input data format

RxCLKIN		/
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 69.3 MHZ. The signal is
		used to strobe the pixel data and DE signals. All
		pixel data shall be valid at the falling edge when
		the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data
	_	shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

cument version 1.1 21 of 39 document version 1.1



6.3 Signal Description/Pin Assignment


E-DP is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description	
1	NC	No Connection (Reserved)	
2	NC	No Connection (Reserved)	
3	NC	lo Connection (Reserved)	
4	NC	No Connection (Reserved)	
5	H_GND	High Speed (Main Link) Ground	
6	ML_Lane 0 (n)	Complement Signal-Main Link Lane	
7	ML_Lane O (p)	True Signal-Main Link Lane	
8	H_GND	High Speed (Main Link) Ground	
9	AUX_CH(p)	True Signal-Auxiliary channel	
10	AUX_CH(n)	Complement Signal-Auxiliary	
11	H_GND	High Speed (Main Link) Ground	
12	VCC	VCC for Module (3.3V)	
13	VCC	VCC for Module (3.3V)	
14	BIST	Built-In Self Test (active high)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	BL_EN	BL On/Off (On: 2.0~3.3V, Off: 0~0.5V) / NC (100K pull-up) / 5V tolerant	
23	BL_PWM	PWM for luminance control (200~1KHz, 3.3V, 10~100%, 0V=off) 5V tolerant	
24	NC	No Connection (Reserved)	
25	NC	No Connection (Reserved)	
26	VBL	BL Power 6V-20V	
27	VBL	BL Power 6V-20V	
28	VBL	BL Power 6V-20V	
29	VBL	BL Power 6V-20V	
30	NC	No Connection (Reserved)	




AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off. internal circuit of **eDP inputs** are as following.



document version 1.1 23 of 39



AU OPTRONICS CORPORATION


6.4.1 Timing Characteristics

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

Parai	meter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock fr	equency	1/ T _{Clock}	50-	69.3	80-	MHz
	Period	T _V	803	816	1023	
Vertical	Active	T _{VD}	800	800	800	T_Line
Section	Blanking	T_{VB}	3	16	223	
	Period	T _H	1303	1416	2047	
Horizontal	Active	T _{HD}	1280	1280	1280	T_{Clock}
Section	Blanking	T HB	23	136	767	

Note: DE mode only

6.4.2 Timing diagram




document version 1.1 24 of 39



AU OPTRONICS CORPORATION

6.5 Power ON /OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off




		Value		
Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	5	-	50	(ms)
T3	0.5	•	50	(ms)
T4	400	1	-	(ms)
T5	300	-	-	(ms)
T6	200	-	-	(ms)
T7	0	-	10	(ms)
T8	10			(ms)
Т9	10			(ms)
T10	0			(ms)
T11	10			(ms)

document version 1.1 25 of 39



LED on/off sequence is as follows. Interface signals are also shown in the chart.



		Values		
Symbol	Min	Тур	Max	Unit
T1	10			
T2	10			
Т3	50			ms
T4	0			
T5	10			



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-02 or compatible
Mating Housing/Part Number	IPEX 20453-030T-01 or compatible



8. 8. LED Driving Specification

8.1 Connector Description

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

8.2 Pin Assignment

Refer to 6.3

document version 1.1 28 of 39



9. Vibration and Shock Test

9.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

9.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

document version 1.1 29 of 39



Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 300h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
E3D	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

11. Mechanical Characteristics


11.1 LCM Outline Dimension



document version 1.1 31 of 39



AU OPTRONICS CORPORATION



SCALE 0.500


document version 1.1 32 of 39



11.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.3 mm (See drawing)

Screw hole center location, from front surface = 3.7 ± 0.2 mm (See drawing) Screw Torque: Maximum 2.5 kgf-cm




⊳ X

document version 1.1 33 of 39



12. Shipping and Package


12.1 Shipping Label Format




document version 1.1 34 of 39



12.2 Carton package



12.3 Shipping package of palletizing sequence





13. Appendix: EDID description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	14	00010100	20
0B	hex, LSB first	94	10010100	148
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	13	00010011	19
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1A	00011010	26
16	Max V image size (rounded to cm)	10	00010000	16
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	65	01100101	101
1A	Blue/white low bits (Lower 2:2:2:2 bits)	85	10000101	133
1B	Red x (Upper 8 bits)	8F	10001111	143
1C	Red y/ highER 8 bits	59	01011001	89
1D	Green x	58	01011000	88
1E	Green y	8F	10001111	143
1F	Blue x	26	00100110	38
20	Blue y	1B	00011011	27
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	1



27		01	00000001	1
28	Standard timing #2	01	00000001	1
29		01	00000001	1
2A	Standard timing #3	01	00000001	1
2B		01	00000001	1
2C	Standard timing #4	01	00000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	00000001	1
30	Standard timing #6	01	00000001	1
31		01	00000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	1
34	Standard timing #8	01	00000001	1
35		01	00000001	1
36	Pixel Clock/10000 LSB	12	00010010	18
37	Pixel Clock/10000 USB	1B	00011011	27
38	Horz active Lower 8bits	00	00000000	0
39	Horz blanking Lower 8bits	8A	10001010	138
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80
3B	Vertical Active Lower 8bits	20	00100000	32
3C	Vertical Blanking Lower 8bits	0E	00001110	14
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	28	00101000	40
3F	HorzSync.Width	1C	00011100	28
40	VertSync.Offset : VertSync.Width	24	00100100	36
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	05	00000101	5
43	Vertical Image Size Lower 8bits	А3	10100011	163
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Pixel Clock/10,000 (LSB)	0C	00001100	12
49	Pixel Clock/10,000 (MSB)	12	00010010	18
4A	Horizontal Addressable Pixels, lower 8 bits	00	00000000	0
4B	Horizontal Blanking Pixels, lower 8 bits	8A	10001010	138
4C	H Pixels, upper nibble : H Blanking, upper nibble	50	01010000	80
4D	Vertical Addressable Lines, lower 8 bits	20	00100000	32
4E	Vertical Blanking Lines, lower 8 bits	0E	00001110	14
4F	V lines, upper nibble : V blanking, upper nibble	30	00110000	48
50	Horizontal Front Porch, lower 8 bits	28	00101000	40
51	Horizontal Sync Pulse, lower 8 bits	1C	00011100	28

document version 1.1 37 of 39



52 V Front Porch, lower nibble : V Sync Pulse, lower nibble 24 00100100 53 VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits 00 00000000 54 Horizontal Image Size in mm, lower 8 bits 05 00000101 55 Vertical Image Size in mm, lower 8 bits A3 10100011 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 57 Horizontal Border 00 00000000 58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 64 VTOTAL 00	36 0 5 163 16 0 0 24 0 0 0 0 0 0 0
54 Horizontal Image Size in mm, lower 8 bits 05 00000101 55 Vertical Image Size in mm, lower 8 bits A3 10100011 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 57 Horizontal Border 00 00000000 58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5E HFP 00 00000000 5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 67 VFP 00 000000000 68 VB 0	5 163 16 0 0 24 0 0 0 0 0 0 0
55 Vertical Image Size in mm, lower 8 bits A3 10100011 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 57 Horizontal Border 00 00000000 58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5E HFP 00 00000000 5F HFPe 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 </th <th>163 16 0 0 24 0 0 0 0 0 0 0 0 0 0 0 0 0</th>	163 16 0 0 24 0 0 0 0 0 0 0 0 0 0 0 0 0
56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 57 Horizontal Border 00 00000000 58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5F HFPE 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 69 VB 00 00000000 69 VB 00 00000000 60	16 0 0 24 0 0 0 0 0 0 0
57 Horizontal Border 00 00000000 58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5F HFPE 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 0000	0 0 24 0 0 0 0 0 0 0
58 Vertical Border 00 00000000 59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000	0 24 0 0 0 0 0 0 0
59 Bit Encode Sync Information 18 00011000 5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000	24 0 0 0 0 0 0 0 0
5A DC 00 00000000 5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000	0 0 0 0 0 0 0
5B HTOTAL 00 00000000 5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0 0 0 0 0 0
5C HA 00 00000000 5D HBL 00 00000000 5E HFP 00 00000000 5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0 0 0 0 0
5E HFP 00 00000000 5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0 0 0 0
5F HFPe 00 00000000 60 HBP 00 00000000 61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0 0 0 0
60 HBP	0 0 0
61 HB 00 00000000 62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 000000000 68 VBP 00 000000000 69 VB 00 00000000 69 VB 00 000000000 60 VSO 00 0000000000000000000000000000000	0
62 HSO 00 00000000 63 HS 00 00000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00 00000000 68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000	0
63 HS 00 000000000 64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	
64 VTOTAL 00 00000000 65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	_
65 VA 00 00000000 66 VBL 00 00000000 67 VFP 00 00 00000000 68 VBP 00 000000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0
66 VBL 00 00000000 67 VFP 00 00000000 68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0
67 VFP 00 000000000 68 VBP 00 000000000 69 VB 00 000000000 6A VSO 00 000000000 6B VS 00 000000000	0
68 VBP 00 00000000 69 VB 00 00000000 6A VSO 00 00000000 6B VS 00 00000000	0
69 VB 00 000000000 6A VSO 00 000000000 6B VS 00 000000000	0
6A VSO 00 00000000 00 00000000 00 000000000 00 0000	0
6B VS 00 00000000	0
00 00000000	0
6C Detail Timing Description #4 00 00000000	0
	0
6D Flag 00 00000000	0
6E Reserved 00 00000000	0
6F For Brightness Table and Power Consumption 02 00000010	2
70 Flag 00 00000000	0
71 PWM % [7:0] @ Step 0 OC 00001100	12
72 PWM % [7:0] @ Step 5 47 01000111	71
73 PWM % [7:0] @ Step 10 F7 11110111	247
74 Nits [7:0] @ Step 0 0A 00001010 75 Nits [7:0] @ Step 5 3C 00111100	10
W. (7.0) C. (1.0)	60
10 1100100	100
	17
	18
NII C 1000 PUN S	20
7A Nits @ 100% PWM Duty = 68 01101000 7B Flag 20 00100000	30 104



7C	Flag	20	00100000	32
7D	Flag	20	00100000	32
7E	Extension Flag	00	00000000	0
7F	Checksum	80	10000000	128