AU OPTRONICS CORPORATION

()	Preliminary Specification
1	V١	Final Specification

Module	24" Color TFT-LCD
Model Name	M240HW01 VD

Customer	Date		Approved by	Date
			Howard Lee	2012/3/13
Approved by			Prepared by	
		_	James Weng	2012/3/13
Note: This Specification without notice.	is subject to change			Business Group / es corporation



M240HW01 VD

AU OPTRONICS CORPORATION

Contents

1.0 Handling Precautions	
2.0 General Description	
2.1 Display Characteristics	
2.2 Optical Characteristics	
3.0 Functional Block Diagram	
4.0 Absolute Maximum Ratings	
4.1 TFT LCD Module	
4.2 Absolute Ratings of Environment	10
5.0 Electrical characteristics	
5.1 TFT LCD Module	11
5.1.1 Power Specification	11
5.1.2 Signal Electrical Characteristics	
6.0 Signal Characteristic	14
6.1 Pixel Format Image	14
6.2 The input data format	14
6.3 Signal Description	15
6.4 Timing Characteristics	17
6.5 Timing diagram	18
6.6 Power ON/OFF Sequence	19
7.0 Connector & Pin Assignment	20
7.1 TFT LCD Module	20
7.1.1 Pin Assignment	20
8.0 Reliability Test	21
9 0 Mechanical Characteristics	22



M240HW01 VD

AU OPTRONICS CORPORATION

Record of Revision

Version and Date	Page	Old description	New Description	Remark



1.0 Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lightbar edge. Instead, press at the far ends of the LED light bar edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Please avoid touching COF position while you are doing mechanical design
- 14) When storing modules as spares for a long time, the following precaution is necessary: Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5° C and 35° C at normal humidity.



AU OPTRONICS CORPORATION

2.0 General Description

This specification applies to the 24 inch-FHD Color a-Si TFT-LCD Module M240HW01. The display supports the FHD - 1920(H) x 1080(V) screen format and 16.7M colors (RGB 6-bits + Hi-FRC data). The light source of this TFT-LCD module is W-LED. All input signals are 2-channel LVDS interface and this module doesn't contain a driver for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25°C condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	609.7(24.0")
Active Area	[mm]	531.36 (H) x 298.89 (V)
Pixels H x V		1920(x3) x 1080
Pixel Pitch	[um]	276.75 (per one triad) ×276.75
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		TN Mode, Normally White
Optical Response Time	[msec]	5ms (Typ., on/off)
Nominal Input Voltage VDD	[Volt]	+5.0 V (Typ)
Power Consumption	[Watt]	3.25 (Typ.,60 Hz)
(VDD line + LED line)		
Weight	[Grams]	650 (typ.)
Electrical Interface		Dual channel LVDS
Support Color		16.7M colors (RGB 6-bit + Hi_FRC)
Surface Treatment		Anti-Glare, 3H
Cell transmittance		5.34%
Cell thickness	[mm]	1.9



2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25 $^{\circ}\text{C}$:

Item	Unit	Conditions	Min.	Тур.	Max.	Note
		Raising Time (T _{rR})	-	3.5	7.4	
Response Time	[msec]	Falling Time (T _{rF})	-	1.5	2.6	
nesponse rime	[IIISEC]	Raising + Falling	-	5	10	1,2
Crosstalk (in 60Hz)	[%]				1.5	3
Flicker	dB				-20	4

AU OPTRONICS CORPORATION


Note 1: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring (at surface 35° C). In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 2:Definition of Response time measured by Westar TRD-100A

The output signals of photo detector are measured when the input signals are changed from "Full Black" to "Full White" (rising time, T_{rR}), and from "Full White" to "Full Black" (falling time, T_{rF}), respectively. The response time is interval between the 10% and 90% (1 frame at 60 Hz) of amplitudes.



 $T_{rR} + T_{rF} = 5 \text{ msec (typ.)}.$

Note 3 Crosstalk is defined as below and measured by TOPCON SR-3


$$CT = |YB - YA| / YA \times 100 (\%)$$




AU OPTRONICS CORPORATION

Where


- YA = Luminance of measured location without gray level 0 pattern (cd/m2)
- YB = Luminance of measured location with gray level 0 pattern (cd/m2)



Note 4 Test Patern: Subchecker Pattern measured by TOPCON SR-3




Method: Record dBV & DC value with TRD-100





3.0 Functional Block Diagram

The following diagram shows the functional block of the 24.0 inch Color TFT-LCD Module:



Mating Type:

FI-X30HL(Locked Type)



4.0 Absolute Maximum Ratings

Absolute maximum ratings of the module are as following:

4.1 TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	0	6.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min.	Max.	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	
Center Glass surface temperature (operation)	TGS	0	+50	[°C]	
Operation Humidity	HOP	5	90	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	
Storage Humidity	HST	5	90	[%RH]	

Note 1: With in Ta (25°C)

Note 2: Permanent damage to the device may occur if exceeding maximum values

Note 3: For quality perfermance, please refer to AUO IIS(Incoming Inspection Standard).

- 1. 90% RH Max (Ta $\leq 39^{\circ}$ C)
- 2. Max wet-bulb temperature at 39°C or less. (Ta \leq 39°C)
- 3. No condensation



Operating Range



Storage Range





5.0 Electrical characteristics

5.1 TFT LCD Module


5.1.1 Power Specification

Input power specifications are as following:

Symbol	Parameter	Min	Тур	Max	Unit	Conditions
VDD	Logic/LCD Drive Voltage	4.5	5.0	5.5	[Volt]	+/-10%
IDD	I C	-	0.65	0.78	[A]	VDD= 5.0V,All black Pattern, At 60Hz
IDD	Input Current		0.8	0.96	[A]	VDD= 5.0V, All Black Pattern At 75Hz,
DDD	VDD Power	-	3.25	3.9	[Watt]	VDD= 5.0V,All black Pattern, At 60Hz
PDD			4	4.8	[Watt]	VDD= 5.0V, All Black Pattern At 75Hz
IRush	Inrush Current	-	-	3	[A]	Note 1
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	500	[mV] p-p	VDD= 5.0V, All Black Pattern At 75Hz

Note 1: Measurement conditions:

The duration of rising time of power input is 470us.





AU OPTRONICS CORPORATION


5.1.2 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when VDD is off. Please refer to specifications of SN75LVDS82DGG (Texas Instruments) in detail.

1. DC Characteristics of each signal are as following:

Symbol	Parameter	Min	Тур	Max	Units	Condition	
V_{TH}	Differential Input High Threshold	1	1	+100	[mV]	V _{CM} = 1.2V	
V_{TL}	Differential Input Low Threshold	-100	-	-	[mV]	V _{CM} = 1.2V	
V _{ID}	Input Differential Voltage	100	ı	600	[mV]	Note 1	
V _{CM}	Differential Input Common Mode Voltage	+1.0	+1.2	+1.5	[V]	V_{TH} - V_{TL} = 200MV (max) Note 1	


Note 1: LVDS Signal Waveform





2. AC Characteristics

Description	Symbol	Min	Max	Unit	Note
Maximum deviation of input clock frequency during SSC	FDEV	-	± 3	%	
Maximum modulation frequency of input clock during SSC	Fмор	•	300	KHz	






6.0 Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1	2		1919	9 1920
1st Line	R G B	R G B		R G	B R G B
	•		•		
	•	.	•	•	•
		:	•	•	
	•	.	•	•	,
		:	•		
	•		•	•	•
		:	•		
	•	•	•	•	•
					\top
1080 Line	R G B	R G B		R G	B R G B

6.2 The input data format



Note 1: R/G/B data 7:MSB, R/G/B data 0:LSB O = "Odd Pixel Data" E = "Even Pixel Data"




6.3 Signal Description

The module using one LVDS receiver SN75LVDS82(Texas Instruments). LVDS is a differential signal technology for LCD interface and high speed data transfer device. LVDS transmitters shall be SN75LVDS83(negative edge sampling). The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels.

PIN#	SIGNAL NAME	DESCRIPTION
1	RxOIN0-	Negative LVDS differential data input (Odd data)
2	RxOIN0+	Positive LVDS differential data input (Odd data)
3	RxOIN1-	Negative LVDS differential data input (Odd data)
4	RxOIN1+	Positive LVDS differential data input (Odd data)
5	RxOIN2-	Negative LVDS differential data input (Odd data, DSPTMG)
6	RxOIN2+	Positive LVDS differential data input (Odd data, DSPTMG)
7	GND	Power Ground
8	RxOCLK-	Negative LVDS differential clock input (Odd clock)
9	RxOCLK+	Positive LVDS differential clock input (Odd clock)
10	RxOIN3-	Negative LVDS differential data input (Odd data)
11	RxOIN3+	Positive LVDS differential data input (Odd data)
12	RxEIN0-	Negative LVDS differential data input (Even data)
13	RxEIN0+	Positive LVDS differential data input (Even data)
14	GND	Power Ground
15	RxEIN1-	Positive LVDS differential data input (Even data)
16	RxEIN1+	Negative LVDS differential data input (Even data)
17	GND	Power Ground
18	RxEIN2-	Negative LVDS differential data input (Even data)
19	RxEIN2+	Positive LVDS differential data input (Even data)
20	RxECLK-	Negative LVDS differential clock input (Even clock)
21	RxECLK+	Positive LVDS differential clock input (Even clock)
22	RxEIN3-	Negative LVDS differential data input (Even data)
23	RxEIN3+	Positive LVDS differential data input (Even data)
24	GND	Power Ground
25	NC	No connection (for AUO test only. Do not connect)
26	NC	No connection (for AUO test only. Do not connect)
27	NC	No connection (for AUO test only. Do not connect)
28	VDD	Power +5V
29	VDD	Power +5V
30	VDD	Power +5V

Note1: Start from left side





Note2: Input signals of odd and even clock shall be the same timing.



6.4 Timing Characteristics


Basically, interface timing described here is not actual input timing of LCD module but close to output timing of SN75LVDS82DGG (Texas Instruments) or equivalent.


Signal	Item	Symbol	Min	Тур	Max	Unit
Vertical Section	Period	Tv	1088	1120	2047	Th
	Active	Tdisp(v)	1080	1080	1080	Th
	Blanking	Tbp(v)+Tfp(v)+PWvs	8	40	967	Th
Horizontal Section	Period	Th	1034	1060	2047	Telk
	Active	Tdisp(h)	960	960	960	Telk
	Blanking	Tbp(h)+Tfp(h)+PWhs	74	100	1087	Telk
Clock	Period	Tclk	25	13.3	11.1	ns
	Frequency	Freq	40	75	90	MHz
Frame rate	Frame rate	F	50	60	75	Hz

Note: DE mode only

M240HW01 VD










AU OPTRONICS CORPORATION

6.6 Power ON/OFF Sequence

VDD power and lamp on/off sequence are as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Note 1: Insert a black pattern Note 2: Insert a white pattern

Barranalara	Val	ue		
Parameter	Min.	Max.	Unit	
T1	0.5	10	[msec]	
T2	0	50	[msec]	
Т3	500	-	[msec]	
T4	200	-	[msec]	
T5	0	50	[msec]	
T6	1000	-	[msec]	



7.0 Connector & Pin Assignment

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	Interface Connector / Interface card
Manufacturer	JAE STM
Type Part Number	FI-XPB30SRLAHF11 MSCK2407P30
Mating Housing Part Number	FI-X30HL (Locked Type)

7.1.1 Pin Assignment

Pin#	Signal Name	Pin#	Signal Name
1	RxOIN0-	2	RxOIN0+
3	RxOIN1-	4	RxOIN1+
5	RxOIN2-	6	RxOIN2+
7	GND	8	RxOCLKIN-
9	RxOCLKIN+	10	RxOIN3-
11	RxOIN3+	12	RxEIN0-
13	RxEIN0+	14	GND
15	RxEIN1-	16	RxEIN1+
17	GND	18	RxEIN2-
19	RxEIN2+	20	RxECLKIN-
21	RxECLKIN+	22	RxEIN3-
23	RxEIN3+	24	GND
25	NC (for AUO test only. Do not connect)	26	NC (for AUO test only. Do not connect)
27	NC (for AUO test only. Do not connect)	28	VDD
29	VDD	30	VDD



8.0 Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50°C, 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50°C, 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0°C, 300hours	
High Temperature Storage (HTS)	Ta= 60° C, 300hours	
Low Temperature Storage (LTS)	Ta= -20°C, 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Random Frequency: 10 - 200 Hz Duration: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Drop Test	Height: 46 cm, package test	
Thermal Shock Test (TST)	-20°C/30min, 60°C/30min, 100 cycles	1
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Statio Discharge)	Contact Discharge: \pm 8KV, 150pF(330 Ω) 1sec, 15 points, 25 times/ point.	2
ESD (Electro Static Discharge)	Air Discharge: \pm 15KV, 150pF(330 Ω) 1sec 15 points, 25 times/ point.	2
Altitude Test	Operation:10,000 ft Non-Operation:30,000 ft	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20 $^{\circ}$ C to 60 $^{\circ}$ C, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: EN61000-4-2, ESD class B: Certain performance degradation allowed

No data lost

Self-recoverable

No hardware failures.

M240HW01 VD M240HW01 VD

9.0 Mechanical Characteristics

