

A030DN01 VC Product Spec	Version	0.4
	Page	1/62

CUSTOMER APPROVAL SHEET

CUSTOMER	CANON Zhuhai, INC
MODEL	A030DN01 VC CM1-5663-000
CUSTOMER	4 (9)
APPROVED	

APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.)
APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver.)
APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver.)

AUO PM:

P/N: 97.03A13.C00

Comment:

Parts, unit and/or packing components shall comply with the requirements of section 2A/3A of "Canon Green Procurement Standards version 5.0."

Li-Hsin Rd. 2. Science-Based Industrial Park Hsinchu 300, Taiwan, R.O.C. Tel: +886-3-500-8800 Fas: +886-3-564-5785

1 as. 1000-3-304-3700



A030DN01 VC Product Spec	Version	0.4
	Page	2/62

Doc. version:	0.4
Total pages:	62
Date:	2009/05/07

Product Specification

3.0" COLOR TFT-LCD MODULE

Model Name: A030DN01 VC

Planned Lifetime: From 2009/May To 2011/Dec
Phase-out Control: From 2011/Jul To 2011/Dec

EOL Schedule: 2011/Dec

Final Specification

Customer: CANON Zhuhai, INC

Canon Part No: **CM1-5663-000**

Note: The content of this specification is subject to change without prior notice.

© 2008 AU Optronics All Rights Reserved, Do Not Copy.



A030DN01 VC Product Spec	Version	0.4
	Page	3/62

Record of Revision

Version	Revise Date	Page	Content
0.0	2008/10/14		First draft
0.1	2008/10/24	30	Update register table
		11	Update V _{CDC} =0.3V
0.2	2009/03/02	37	Update R8 register table
		55-60	Update recommended power on/off serial command settings (R1)
		44	Update Chromaticity of R,G,B.
0.3	2009/04/22	47~48	Pressure test added.
		62	LCD Module Process Flow added.
0.4	2009/05/07	14	Update HSYNC Front porch



A030DN01 VC Product Spec	Version	0.4
	Page	4/62

Contents

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	12
3.4 Backlight driving conditions	
4. Input timing AC characteristic	13
5. Input timing format	
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	14
5.2 UPS052 timing	17
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)	17
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)	17
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	18
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	
5.3 CCIR656 Timing	
5.3.1 CCIR656 decoding	21
5.3.2 CCIR656 NTSC	
5.3.3 CCIR656 PAL	
5.4 YUV 720 and YUV 640 timing	
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	
6. Serial control interface AC characteristic	
6.1 Timing chart	
6.2 The configuration of serial data at SDA terminal is at below	
6.3 Register table	
6.4 Register description	
C. Optical specification (Note 1,Note 2, Note 3)	
D. Reliability test items	
E. Packing form	
F. Outline dimension	
1. Application circuit	51

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VC Product Spec	Version	0.4
	Page	5/62

1.1 With internal LED driver circuit	51
1.2 With external LED driver circuit	52
2. Power on/off sequence	53
2.1 Power on (Standby Disabling)	53
2.2 Power off (Standby Enabling)	54
3. Recommended power on/off serial command settings	55
3.1 UPS051	55
3.2 UPS052 320 mode	56
3.3 UPS052 360 mode	
3.4 CCIR656	58
3.5 YUV 720	59
3.6 YUV 640	60
4. Power generation circuit	



A030DN01 VC Product Spec	Version	0.4
	Page	6/62

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution(dot)	960(W) x 240(H)	
2	Active area (mm)	60 x 45	
3	Screen size (inch)	2.95 (Diagonal)	
4	Dot pitch (um)	62.5x187.5	
5	Color configuration	R, G, B delta	
6	Overall dimension (mm)	70.2 x 51.4 x 2.2	Note 1
7	Weight (g)	19 g	
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension



A030DN01 VC Product Spec	Version	0.4
	Page	7/62

B. Electrical specifications

1. Pin assignment

1. Pin a							
Pin no	Symbol	I/O	I/O Structure	Description	Remark		
1	VCOM	I	-	Panel common voltage	A 4-J		
2	cs	I	Type 4	Serial command enable			
3	SDA	I	Type 2	Serial command data input			
4	SCL	I	Type 3	Serial command clock input			
5	HSYNC	I	Type 1	Horizontal sync input			
6	VSYNC	I	Type 1	Vertical sync input			
7	DCLK	I	Type 1	Data clock input			
8	D7	I	Type 1	Data input; MSB			
9	D6	I	Type 1	Data input			
10	D5	I	Type 1	Data input			
11	D4	I	Type 1	Data input			
12	D3	I	Type 1	Data input			
13	D2	I	Type 1	Data input			
14	D1	I	Type 1	Data input			
15	D0	I	Type 1	Data input; LSB			
16	GND	Р	-	Ground for digital circuit			
17	VDD	Р	1	System power	3.0V~3.6V		
18	DVDD	С		Power setting capacitor connect pin			
19	V1	C		Power setting capacitor connect pin			
20	V2	С	-	Power setting capacitor connect pin			
21	V3	C	-	Power setting capacitor connect pin			
22	V4	C	-	Power setting capacitor connect pin			
23	VDD2	С	-	Power setting capacitor connect pin			
24	V5	С	1	Power setting capacitor connect pin			
25	V6	С	-	Power setting capacitor connect pin			
26	VDD3	С	-	Power setting capacitor connect pin			
27	VDD5	С	-	Power setting capacitor connect pin			
28	V7	C	-	Power setting capacitor connect pin			
29	V8	С	-	Power setting capacitor connect pin			
30	VGH	С	-	Power setting capacitor connect pin			
31	VGL	С	-	Power setting capacitor connect pin			
32	AGND	Р	-	Ground for analog circuit			

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A030DN01 VC Product Spec	Version	0.4
	Page	8/62

33	FRP	0	Type 5	Frame polarity output for VCOM	
34	COMDC	0	Type 6	VCOM DC voltage output pin	
35	VCAC	С	-	Power setting capacitor for VCOM AC	
36	DRV	0	Type 7	VLED boost transistor driving signal	
37	VLED	Р	-	LED power anode	4
38	FB	Р	Type 8	LED power cathode	1
39	VCOM	I	-	Panel common voltage	

I : Input, O : Output, C : Capacitor, P : Power

Note: Definition of scanning direction, Refer to figure as below:






A030DN01 VC Product Spec	Version	0.4
	Page	9/62

I/O Pin Structure:

Pull high/low resistor is $\textbf{700k}\,\Omega$.





A030DN01 VC Product Spec	Version	0.4
	Page	10/62

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	V	
Voltage	VGL	AGND=GND=0V	-16	0.3	V	4
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
Charra Duran	V2	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	V	
Voltage	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70		Ambient temperature
Operating Temperature	Тора	-	0	60		Ambient temperature



A030DN01 VC Product Spec	Version	0.4
	Page	11/62

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Iter	m	Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	V	Note 1
Input	H Level	V _{IH}	0.7* VDD	-	VDD	V	
Signal	L Level	V_{IL}	GND	-	0.3* VDD	V	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default t, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	I _{DD}	\/ 2 2\/		8.2	10		Note 1
for V _{DD}	I _{DD(STANDBY)}	V _{DD} =3.3V		0.08	0.15	mA	Note 1
DC-DC voltage	V_{GH}	V _{DD} =3.3V	14.5	15 🗥	15.5	V	Note 2
DC-DC Voltage	V_{GL}	V _{DD} =3.3V	-10.5	-10	-9.5	V	Note 2
VCOM voltage	$V_{\sf CAC}$	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	V _{CDC}	-		0.3		V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.



A030DN01 VC Product Spec	Version	0.4
	Page	12/62

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.


Pin name	Recommended value	Withstanding
Pin name	of capacitors (μF)	voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.4 Backlight driving conditions

Parameter	Symbol	Min	Тур.	Max.(Note1)	Unit	Remark
Backlight current			20	22	mA	Note2
Backlight voltage	V _L		9.9	11	٧	3 LED's
Feedback voltage	V _{FB}	-	0.6	-	V	

Note1: To consider Backlight driver and feedback resistor tolerance.

Note2: If using LCD internal Backlight driver controller the maximum setting should be 20mA. Ta=25℃







A030DN01 VC Product Spec	Version	0.4
	Page	13/62

4. Input timing AC characteristic

(VDD=3.0 \sim 3.6V, AGND=GND=0V, TA=25 $^{\circ}$ C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
CLK time	t _{DCLK}	33	-	188	ns	4
DCLK width	t _{cw}	16.5	-	94	ns	D _{cw} =50%
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	7.
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	7
Data hold time	Tdhd	6	-	_	ns	
HSYNC width	Thsw	1	1	254	t _{DCLK}	
VSYNC width	Tvsw	1 t _{DCLK}	1 t _{DCLK}	6H		





 $t_{\!\scriptscriptstyle H}$ means: HSYNC period



A030DN01 VC Product Spec	Version	0.4
	Page	14/62

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	13.5	27	27.19	MHz	
	Period		t _H	1024	1716	1728	t _{DCLK}	1
	Display period		t _{hd}		960		t _{DCLK}	
HSYNC	Back porch		t _{hbp}	50	70	255	t _{DCLK}	Note 1
	Front porch		t _{hfp}		t_{H} - t_{hd} - t_{hbp}		t _{DCLK}	
	Pulse width		t _{hsw}	1	1	t _{hbp} - 1	t _{DCLK}	
	Period	Odd	- t _V	242.5	262.5	450.5		
	renod	Even	t _V	242.5	202.5	430.3		
	Display period	Odd	t_{vd}		240			
	Display period	Even	Vd		240		t _H	
	Back porch	Odd	+ .	1	21	31	t _H	Note 2
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	Ч	Note 2
	Front porch	Odd	+	1.5	1.5	179.5	4	
	Even	t _{vfp}	1	1	179	t _H		
Pulse width		Odd	+	1.4	1 +	6 t		
	r uise wiulii	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _⊢		
	1 frame			485	525	901	t _H	

Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



A030DN01 VC Product Spec	Version	0.4
	Page	15/62







Fig.3 UPS051 Input Vertical Timing Chart

A030DN01 VC Product Spec	Version	0.4
	Page	16/62



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VC Product Spec	Version	0.4
	Page	17/62

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK F	requency		1/t _{DCLK}	20.54	24.535	30	MHz		
	Period		t _H	1306	1560	1907	t _{DCLK}		
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}		
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}		
	Front porch		t _{hfp}	24	39	372	t _{DCLK}		
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}		
	Period	Odd	- t _V	t	242.5	262.5	450.5	t _H	
	i enou	Even		7 242.5	202.5	430.3	THE STATE OF THE S		
	Display period	Odd	t_{vdisp}	t_{vdisp}	_	240	-4		
	Display period	Even			•vaisp		240		5
	Back porch	Odd	.	1	21	31) t _H		
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	чн		
	Front porch	Odd	+	1.5	1.5	179.5	+		
	From porch	Even	t _{vfp}	1	7	179	t _H		
	Pulse width	Odd	+	1 t _{DCLK}	1 1	6 t _H			
	ruise wiutii	Even	t _{vsw}	LOCK	1 t _{DCLK}	J			
	1 frame			485	525	901	t _H		

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symb	Min.	Тур.	Max.	Unit.	Remark
DCLK F	requency		1/t _{DCLK}	20.4	24.375	30	MHz	
	Period	1	t _H	1306	1560	1920	t _{DCLK}	
	Display period		t _{hdisp}	-	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	241	255	t _{DCLK}	
	Front porch		\mathbf{t}_{hfp}	23	39	385	t _{DCLK}	
	Pulse width	_	t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	292.5	312.5	450.5	t _H	
	i oned	Even	٠,	202.0	0.12.0	100.0	-11	
	Display period	Odd	t _{vdisp}	_	288	_	t _H	
	Biopiay period	Even	•vaisp		200		41	
	Back porch	Odd	+ .	3	24	34	t _H	
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	Ч	
	Front porch	Odd	+.	1.5	0.5	128.5	t _H	
	Tont poron	Even	t _{∨fp}	1	0	128	Ч	
	Pulse width	Odd	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	i dise widiii	Even	L ∨SW	1 UCLK	LIDCLK	о ₁ н		
	1 frame			585	625	901	t _H	



A030DN01 VC Product Spec	Version	0.4
	Page	18/62

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period		t _H	1466	1716	1907	t _{DCLK}	
	Display period		\mathbf{t}_{hdisp}	=	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	241	255	t _{DCLK}	
	Front porch		\mathbf{t}_{hfp}	24	35	212	t _{DCLK}	
	Pulse width		\mathbf{t}_{hsw}	1	1	200	t _{DCLK}	
	Period	Odd	t _V	242.5	262.5	450.5		
	Period	Even	١٠/	242.5	202.5	450.5	t _H	
	Display period	Odd	+		240		7	
	Display period	Even	\mathbf{t}_{vdisp}	-	240	<u>-</u>	t _H	
	Dook norsh	Odd	+.	1	21	31	\supset .	
VSYNC	Back porch	Even	t_{vbp}	1.5	21.5	31.5	t _H	
	Front nonch	Odd	4	1.5	1.5	179.5		
	Front porch	Even	t _{∨fp}	1	1	179	- t _⊢	
	D	Odd	+	1 +		6 +		
	Pulse width	Even	t _{vsw}	1 t _{DCLK}	1 t _{DCLK}	6 t _H		
	1 frame			485	525	901	t _H	

5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency		1/t _{DCLK}	23	27	30	MHz		
	Period		t _H	1466	1728	1920	t _{DCLK}	
	Display period		t_{hdisp}	ı	1440	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	241	255	t _{DCLK}	
	Front porch	7	t _{hfp}	23	47	225	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	200	t _{DCLK}	
	Period	Odd Even	t _V	292.5	312.5	450.5	t _H	
	Display period	Odd Even	t_{vdisp}	-	288	-	t _H	
		Odd	1	3	24	34		
VSYNC	Back porch	Even	t _{vbp}	3.5	24.5	34.5	t _⊢	
	Frank manak	Odd	4	1.5	0.5	128.5		
	Front porch	Even	t √fp	1	0	128	t _H	
	Pulse width	Odd	+	1 t _{DCLK}	1 t	6 t _⊢		
	ruise widin	Even	- t _{vsw}		1 t _{DCLK}	О 4н		
	1 frame			585	625	901	t _H	



UPS052 Input Horizontal Timing Chart

Fig.4


A030DN01 VC Product Spec	Version	0.4
	Page	19/62

Invalid data $\mathbf{t}_{ ext{hfp}}$ $t_{\mathrm{H}} = t_{\mathrm{hbp}} + t_{\mathrm{hdisp}} + t_{\mathrm{hfp}}$ $\mathsf{t}_{\mathrm{hbp}}$ Invalid data $t_{\rm hsw}$ HSYNC DCLK Data

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VC Product Spec	Version	0.4
	Page	20/62





A030DN01 VC Product Spec	Version	0.4
	Page	21/62

5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

- FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field
- <XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

P3=V □ H P2=F □ H P1=F □ V P0=F □ V □ H □: represents the exclusive-OR function


- Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	Н	P3	P2	P1	P0



A030DN01 VC Product Spec	Version	0.4
	Page	22/62


5.3.2 CCIR656 NTSC



Line	_	V	Н	Н
Number	F	V	(EAV)	(SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line	_	.,	Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A030DN01 VC Product Spec	Version	0.4
	Page	23/62

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t _{DCLK}	23	27	30	MHz	
	Period	t _H	1476	1716	1907	t _{DCLK}		
	Display period	\mathbf{t}_{hdisp}	-	1440	-	t _{DCLK}	1	
HSYNC	Back porch		\mathbf{t}_{hbp}	2	240	255	t _{DCLK}	
	Front porch		\mathbf{t}_{hfp}	34	36	212	t _{DCLK}	
	Pulse width	t _{hsw}	-	1	-	t _{DCLK}		
	Period	Odd	t _V	242.5	262.5	450.5	4	
	Period	Even	ιγ	242.5	202.5	450.5	t _H	
	Odd		+		240	4 C		
	Display period	Even	\mathbf{t}_{vdisp}	-	240		♥ t _H	
	Odd		+.	1	21	31	4	
VSYNC	Back porch	Even	$t_{\sf vbp}$	1.5	21.5	31.5	t _H	
	Front norsh	Odd	+ .	1.5	1.5	179.5	4	
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	1		179	t _H	
	Odd Pulse width		4	A	1		4	
	Puise width	Even	t _{vsw}	(7)		-	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter			Min.	Тур.	Max.	Unit.	Remark
DCLK Free	quency	A.	1/t _{DCLK}	23	27	30	MHz	
	Period	t _H	1476	1728	1920	t _{DCLK}		
	Display period		t _{hdisp}	-	1440	-	t _{DCLK}	
HSYNC	Back porch	7	t _{hbp}	3	240	255	t _{DCLK}	
	Front porch		t _{hfp}	33	48	225	t _{DCLK}	
	Pulse width		t _{hsw}	-	1	-	t _{DCLK}	
A	Period Odd Even Display period Even		t _V	292.5	312.5	450.5	t _H	
			t _{vdisp}	-	288	-	t _H	
7		Odd	1	3	24	34		
VSYNC	Back porch	Even	\mathbf{t}_{vbp}	3.5	24.5	34.5	t _H	
	Front morek	Odd	4	1.5	0.5	128.5		
	Front porch	Even	t √fp	1	0	128	t _H	
	Odd				1			
	Pulse width	Even	t _{vsw}	-	l l	-	t _{DCLK}	
	1 frame				625	901	t _H	



A030DN01 VC Product Spec	Version	0.4
	Page	24/62

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	20.65	24.535	30	MHz	
	Period	t _H	1314	1560	1907	t _{DCLK}		
	Display period		t _{hdisp}	=	1280	-	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	2	240	255	t _{DCLK}	
	Front porch		t _{hfp}	32	40	372	t _{DCLK}	
	Pulse width	t _{hsw}	-	1	-	t _{DCLK}		
	Period	Odd	t _V	242.5	262.5	450.5	t	
	Period	Even	ιγ		202.0	400.0	t _H	
	Display period	Odd	f		240		4	
		Even	t _{vdisp}	-	240	_	4	
	Book norsh	Odd	+.	1	21	31		
VSYNC	Back porch	Even	t _{vbp}	1.5	21.5	31.5	t _H	
	Front norch	Odd	t _{∨fp}	1.5	1.5	179.5	+	
	Front porch	Even	∙vfp	1	1	179	t _H	
	Pulse width	Odd	+		16	w y	4	
	ruise widin	Even	t _{vsw}	-		-	t _{DCLK}	
	1 frame			485	525	901	t _H	

5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

	Parameter			Min.	Тур.	Max.	Unit.	Remark
DCLK Frequency			1/t _{DCLK}	20.5	24.375	30	MHz	
	Period		t _H	1314	1560	1920	t _{DCLK}	
	Display period		\mathbf{t}_{hdisp}	-	1280	ı	t _{DCLK}	
HSYNC	Back porch		t _{hbp}	3	240	255	t _{DCLK}	
	Front porch	1	\mathbf{t}_{hfp}	31	40	385	t _{DCLK}	
	Pulse width	t _{hsw}	-	1	-	t _{DCLK}		
	Period	Odd	t _V	292.5	312.5	450.5	t _H	
	reliou	Even	ιγ		0.12.0	400.0	Ч	
A	Display period	Odd	\mathbf{t}_{vdisp}		288		+	
	Display period	Even	•vaisp	-	200	_	t _H	
	Dealsmanah	Odd	+	3	24	34		
VSYNC	Back porch	Even	t_{vbp}	3.5	24.5	34.5	t _H	
	Fuent nench	Odd	+	1.5	0.5	128.5		
	Front porch	Even	t _{vfp}	1	0	128	t _H	
	Odd Odd		1		1			
	Pulse width	Even	t _{vsw}	=	I	-	t _{DCLK}	
	1 frame		585	625	901	t _H		



Fig.7 YUV720 Input Horizontal Timing Chart

A030DN01 VC Product Spec	Version	0.4
	Page	25/62


ndi//dimm//nnminmmn//nnmm//nnmmin//nnmm Invalid data Invalid data (20) (20) (21) (25) (22) (23) / / (35) (33) (33) (33) (33) (33) (33) (33)YUV640 Input Horizontal Timing Chart NTSC:1560/PAL:1560-NTSC:1716/PAL:1728 -1440CBO YOO COO YI) CBO Y 2) CFO Y 3 / / / When CbCr=0 and Y CbCr=0 Fig.8 -240 Invalid data Invalid data $t_{
m hsw}$ $t_{
m hsw}$ HSYNC HSYNC DCLK DCLK Data Data

When CbCr=0 and Y_CbCr=0



Fig.9 YUV Input Vertical Timing Chart

A030DN01 VC Product Spec	Version	0.4
	Page	26/62





A030DN01 VC Product Spec	Version	0.4
	Page	27/62

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$

 $G_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] - 0.813*(C_{rn}-128) - 0.392*(C_{bn}-128)$


 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$

Where Y:16~235 C_r:16~240 C_b:16~240




A030DN01 VC Product Spec	Version	0.4
	Page	28/62

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t _{S0}	50	-	G	ns
Serial data input setup Time	t _{S1}	50	1	1	ns
CS input hold Time	t _{H0}	50	-	<u> </u>	ns
Serial data input hold Time	t _{H1}	50	-	-	ns
SCL pulse low width	t _{W1L}	50	YZ	-	ns
SCL pulse high width	t _{W1H}	50	<u>-</u>	-	ns
CS pulse high width	t _{W2}	400	-	-	ns

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A030DN01 VC Product Spec	Version	0.4
	Page	29/62

6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W			Add	ress						DA	ATA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





A030DN01 VC Product Spec	Version	0.4
	Page	30/62

6.3 Register table

		Re	gist	ter a	add	lres	s		MSB		Reg	ister data	a (defau	ılt setting)		LSB
No.	A6	R/W	Α5	A4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)	х	х	VCAC (0)		OM_AC (011)	1
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0 VCOM_DC (0Ah))	
R3	0	0	0	0	0	0	1	1		Brightness (40h)						
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)		SEL (00)	N	rsc/PAL (10)	VDIR (1)	HDIR (1)
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)					SHDB1 (1)	STB (0)	
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Current VBLK (00) (15h)						
R7	0	0	0	0	0	1	1	1		HBLK(46h)						
R8	0	0	0	0	1	0	0	0	BL_D (00						0	
R12	0	0	0	0	1	1	0	0	PAI (00							DCLKpol (0)
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB (40h)						
R14	0	0	0	0	1	1	0	1	x	4		SUE	3-CONT (40h	RAST_R n)		
R15	0	0	0	0	1	1	1	1	X	>		SUB-	BRIGH [*] (40l	TNESS_R n)		
R16	0	0	0	1	0	0	0	0	x			SUE	3-CONT (40h	RAST_B		
R17	0	0	0	1	0	0	0	-	х			SUB-	BRIGH (40l	TNESS_B		
R21	0	0	0	1	0	1	0	1	LE	ED_ON_C\ (0111)	/CLE			LED_ON_ (111		
R22	0	0	0	1	0	1	1	0	х	Х	х	х	х	GAMMA set (1)	х	х
R23	0	0	0	1	0	1	1	1	х	х	GMA	_V8(01)	х	х	GMA _.	_V4(01)
R24	0	0	0	1	1	0	0	0	Х	x GMA_V25(10) x x GMA_V16				V16(10)		
R25	0	0	0	1	1	0	0	1	х	x GMA_V48(10) x x GMA_V36(V36(10)	
R26	0	0	0	1	1	0	1	0	х	x	GMA_	_V60(10)	х	х	GMA_	V55(10)

Note: 1. "x" => please set to '0'.



A030DN01 VC Product Spec	Version	0.4
	Page	31/62


6.4 Register description

R0:

No.	Register address								MSB Register data							
INO.	A6	R/W	Α5	A4	А3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0) CCIR601 (Х	х	VCAC(0)	VC	OM_AC	(011)

VCOM AC: Common voltage AC level selection (deviation ±0.1V)

•	VCOM_AC	;	VCAC	Voltage (V)										
D2	D1	D0	D3	voltage (v)										
0	0	0	0	3.6										
0	0	0	1	3.7										
0	0	1	0	3.8										
0	0	1	1	3.9										
0	1	0	0	4.0										
0	1	0	1	4.1										
0	1	1	0	4.2(Default)										
0	1	1	1	4.3										
1	0	0	0	4.4										
1	0	0	1	4.5										
1	0	1	0	4.6										
1	0	1	1	4.7										
1	1	Χ	Х	4.8										



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'					
Y_CbCr='0' (Default)	Cb0 Y0 Cr0 Y1 Cb2 Y2 Cr2 Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3					
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2					




A030DN01 VC Product Spec	Version	0.4
	Page	32/62

R1:

No	Register address								MSB	MSB Register data						
NO	A6	R/W	A5	A4	А3	A2	A 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	Х	VCOM_DC (0Ah)					

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.10
:	:
0Ah(Default)	0.30(Default)
:	:
3Fh	1.36



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No	Register address						s		MSB	MSB Register data								
NO.	A6	R/W	Α5	Α4	А3	A2	Α1	A0	D7	D6	D5	D4	D3	D2	D1	D0		
R3	0	0	0	0	0	0	1	1		Brightness (40h)								

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain						
00h	Dark (-64)						
40h(Default)	Center (0) (Default)						
FFh	Bright (+191)						



A030DN01 VC Product Spec	Version	0.4
	Page	33/62

R4:

No.	Register address						s		MSB Register data							LSB
INO.	A6 R/W A5 A4 A3 A2 A1 A0					Α0	D7	D6	D5	D4	D3	D2	D1	D0		
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL(00)		.(00) NTSC/PAL(10)			HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function	
0	Right to left scan	
1	Left to right scan (Default)	

VDIR: Vertical scan direction setting

VDIR	Function	
0	Down to up scan	
1	Up to down scan (Default)	

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	PAL	Mode							
D3	D2	wiode							
0	0	PAL							
0	1	NTSC							
1	Χ	Auto detection (Default)							

SEL: Input data timing format selection

CCIR601	YUV	SI	ĒL	INPUT TIMING FORMAT
CCIROUI	100	D5	D4	INFOT TIMING FORMAT
0 0		0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	Х	UPS052 360 × 240
0	1	1	0	CCIR656
1	1	0	Х	YUV 640(*)
1	1	1	0	YUV 720(*)

^(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A030DN01 VC Product Spec	Version	0.4
	Page	34/62

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to driver IC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function	
0	Normal display (Default)	
1	Narrow Display	



Narrow=0



Narrow=1



A030DN01 VC Product Spec	Version	0.4
	Page	35/62

R5:

No	Register address								MSB Register data							LSB
		R/W	Α5	Α4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM_DUTY(011)		SHDB2(1)	SHDB1(1)	STB(0)	

STB: Standby (Power saving) mode setting

STB	Function	
0	Standby mode (Default)	
1	Normal operation	

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY	Function	
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	(1)	0	85%
1		1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

When this command is sent to driver IC, it will be executed immediately

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A030DN01 VC Product Spec	Version	0.4
	Page	36/62

R6:

No	Register address				MSB		Regis	ster data	1			LSB				
NO	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		V	BLK(15h)	

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
16h	22(Default)	H (line)
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note1: V-blanking must be adjusted based on the input data.

Note2: In CCIR656 NTSC mode, set the typical value VBLK=16h, actually V_blanking = VBLK lines (22 lines)

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A030DN01 VC Product Spec	Version	0.4
	Page	37/62


R6 & R7:

No							s		MSB	MSB Register data							
	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D7 D6 D5		D4	D3	D2	D1	D0	
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	IBLK_EN(0) LED_Current(00) VBLK(15h)							
R7	0	0	0	0	0	1	1	1		HBLK(46h)							

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
х	32h	50		
х	46h	70(Default)	DCLK(*)	UPS051
Х	FFh	255		
0	-	241(fixed)	DCLK(*)	UPS052
1	02h~FF	2~255	DCLK(*)	UF3032
0	-	240(fixed)	DCLK(*)	YUV640, YUV720
1	02h ~ FFh	2 ~ 255	DCLK(*)	100040, 100720

^{*}The frequency of DCLK is different under different input timing.



R8:

No.	Register address						s		MSB	MSB Register data							
INO.	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		Х	Х	Х	0	0	0	

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A030DN01 VC Product Spec	Version	0.4
	Page	38/62

R12:

No.	Register address								MSB			LSB				
NO.	A6	R/W	Α5	A4	А3	A2	A1	A0	D7	D7 D6 D5 D4 D3 D2 D1					D0	
R12	0	0	0	0	1	1	0	0	PAIR(00)		х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection


DCLKpol	Function	
0	Positive polarity (Default)	
1	Negative polarity	

HDpol: HSYNC polarity selection

HDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	

VDpol: VSYNC polarity selection

VDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	X O





A030DN01 VC Product Spec	Version	0.4
	Page	39/62

CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PA	NR.	VBLK	Unit
D7	D6	ODD/EVEN	Unit
х	0	21/21(Default)	∐ /lino\
х	1	21/20	H (line)

CCIR656/YUV640/YUV720 NTSC/PAL (**)

PA	IR		VBLK	Unit		
D7	D6		Unit			
0	0	22/22				
0	1	22/23		H (line)		
1	0	23/22		n (iiiie)		
1	1	23/23				

^(*) The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.



A030DN01 VC Product Spec	Version	0.4
	Page	40/62

R13:

No.	Register address								MSB Register data									
NO.	A6	R/W	Α5	Α4	А3	A2	A 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1								
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB(40h)								

CONTRAST RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.		Re	gis	ter	add	res	s		MSB Register data								
IVO.	A6	R/W	Α5	Α4	А3	A2	A1	A0	D7	D6	D6 D5 D4 D3 D2 D1						
R14	0	0	0	0	1	1	0	1	х	SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Х		SUB-CONTRAST_B(40h)						

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Re	gis	ter	add	res	s		MSB	Register data						LSB	
IVO.	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R15	0	0	0	0	1	/1	1	1	Х	SUB-BRIGHTNESS_R(40h)							
R17	0	0	0	1	0	0	0	1	Х			SUB-BRI	GHTNES	S_B(40h)			

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A030DN01 VC Product Spec	Version	0.4
	Page	41/62

R21:

No.	-	Re	gis	ter	add	res	s		MSB Register data							LSB		
NO.	A6	R/W	Α5	Α4	А3	A2	A1	Α0	D7	D7 D6 D5 D4 D3 D2 D1								
R21	0	0	0	1	0	1	0	1	LE	D_ON_C	YCLE (01	11)	LED_ON_RATIO (1111)					

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	LRAT	Ю	Value
D3	D2	D1	D0	Value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value
D7	D6	D5	D4	value
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	,1 /	6
0	1	1 /	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1 🔎	0	1	1	12
1	<u> </u>	/ 0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



A030DN01 VC Product Spec	Version	0.4
	Page	42/62



16*LED_ON_CYCLE = LED_ON_CYCLE*(LED_ON_RATIO*16) + LED_ON_CYCLE*(16-LED_ON_RATIO*16)

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED_ON_RATIO is "1001", and LED_ON_CYCLE is "0111", then:

Cycle = 16 * 8 = 128(HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8*(16-(10/16)*16) = 48(HSYNC) $\rightarrow 62.5\%$ on

R22:

No	Register address						MSB	Register data						LSB		
No.	A6	R/W	Α5	Α4	А3	A2	A 1	A0	D7	D6 D5 D4 D3 D2 D					D1	D0
R22	0	0	0	1	0	1	1	0	Х	Х	Х	Х	Х	GAMMA set(1)	х	Х

GAMMA set: Select auto or manual gamma setting

GAMMA set	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to default Gamma (Default).




A030DN01 VC Product Spec	Version	0.4
	Page	43/62

R23 ~ R26:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data						LSB
	A6	R/W	Α5	Α4	А3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R23	0	0	0	1	0	1	1	1	х	х	GMA_\	/ 8 (01)	х	Х	GMA_\	/4 (01)
R24	0	0	0	1	1	0	0	0	х	х	GMA_V25 (10)		х	Х	GMA_V	16 (10)
R25	0	0	0	1	1	0	0	1	х	х	GMA_V48 (10)		х	Х	GMA_V	36 (10)
R26	0	0	0	1	1	0	1	0	х	х	GMA_V	′ 60 (10)	х	Х	GMA_V	55 (10)

8 adjustable points





A030DN01 VC Product Spec	Version	0.4
	Page	44/62


C. Optical specification (Note 1,Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 4
Fall	Tf		-	25	35	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle							
Тор	arphi H		40	50	1 -c		
Bottom	φL	CR≧10	50	60	1	deg.	Note 7
Left	L		50	60			
Right	R		50	60	-		
Brightness *	Y_L	<i>θ</i> =0°	280	350	-	cd/m ²	Note 8,9
Luminance Uniformity			70	80		%	Note 10
	Wx	θ =0 °	0.26	0.31	0.36		
	Wy	θ =0 °	0.30	0.35	0.40		
	Rx	<i>θ</i> =0°	0.54	0.59	0.64		
White chromaticity	Ry	θ =0°	0.29	0.34	0.39		
vville chiomaticity	Gx	<i>θ</i> =0°	0.30	0.35	0.40		
A ()	Gy	<i>θ</i> =0°	0.52	0.57	0.62		
(,0	Вх	<i>θ</i> =0°	0.11	0.16	0.21		
	Ву	<i>θ</i> =0°	0.10	0.15	0.20		

Note 1. Ambient temperature = 25° C.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.






A030DN01 VC Product Spec	Version	0.4
	Page	45/62

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6. White Vi=V_{i50} \mp 1.5V Black Vi=V_{i50} \pm 2.0V

"±" Means that the analog input signal swings in phase with COM signal.


" \mp " Means that the analog input signal swings out of phase with COM signal.

V_{i50}. The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:

Refer to figure as below.




Note 8. Measured at the center area of the panel in gray level 255 with backlight current 20mA



A030DN01 VC Product Spec	Version	0.4
	Page	46/62

Note 9. Color Filter Arrangement




Note 10. Definition of luminance uniformity

Luminance Uniformity =

Min. Brightness of nine point

Max. Brightness of nine point






A030DN01 VC Product Spec	Version	0.4
	Page	47/62

D. Reliability test items

No.	Test items	Conditio	ns	Remark
1	High temperature storage	Ta= 70°C 2	240Hrs	Note 1
2	Low temperature storage	Ta= -25°C 2	240Hrs	4
3	High temperature operation	Ta= 60°C 2	240Hrs	AA
4	Low temperature operation	Ta= 0°C 2	240Hrs	
5	High temperature and high humidity	Ta= 60℃ . 90% RH 2	240Hrs	Operation
6	Heat shock	-25°C~60°C/50 cycle 2Hı	rs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4kV	19	Note.2, Note 3
8	Vibration	Stoke : 1.5	~55Hz	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction		Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200H –6dB/Octave from 200~5		IEC 68-34
11	Drop (with carton)	Height: 60cm		
_ (1 corner, 3 edges, 6 surf	aces	
12	Pressure test	5kgf for 5sec on 5 point	of LCD	AUO standard.(Note.4)

Note1: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below





A030DN01 VC Product Spec	Version	0.4
	Page	48/62

Note 3. ESD testing method.

1. Ambient: 24~26□, 56~65%RH

2. Instruments: Noiseken ESS-2000,

3. Operation System: "CX40FL-B" and adapter "A030DN01 V5"


4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:

a. Contact Discharge: Max±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge: Max ±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point

6. Test point:



- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.

Note 4. AUO Standard Pressure Testing Method:

1. Pressing JIG: Φ 12.7mm (Stainless Cylinder)


2. Pressing force: 5kgf

3. Test position: Please refer to the below drawing. (point A~E)

4. Test condition: Steady 5kgf on each testing point for 5 seconds.

5. The LCD is on the stainless flat platform with the bottom-bezel fully contact with the stainless platform.


5. Judgment criteria: Glass broken.





A030DN01 VC Product Spec	Version	0.4
	Page	49/62


E. Packing form





A030DN01 VC Product Spec	Version	0.4
	Page	50/62

F. Outline dimension






A030DN01 VC Product Spec	Version	0.4
	Page	51/62

G. Application note

1. Application circuit

1.1 With internal LED driver circuit




Note1: Use internal LED driver must set R5[1](SHDB1)= "1".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM_DC function.



A030DN01 VC Product Spec	Version	0.4
	Page	52/62

1.2 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= "0".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM_DC function.



A030DN01 VC Product Spec	Version	0.4
	Page	53/62


2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

Power on sequence

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.






A030DN01 VC Product Spec	Version	0.4
	Page	54/62

2.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.






A030DN01 VC Product Spec	Version	0.4
	Page	55/62

3. Recommended power on/off serial command settings


3.1 UPS051





A030DN01 VC Product Spec	Version	0.4
	Page	56/62


3.2 UPS052 320 mode





A030DN01 VC Product Spec	Version	0.4
	Page	57/62


3.3 UPS052 360 mode





A030DN01 VC Product Spec	Version	0.4
	Page	58/62


3.4 CCIR656





A030DN01 VC Product Spec	Version	0.4
	Page	59/62


3.5 YUV 720





A030DN01 VC Product Spec	Version	0.4
	Page	60/62

3.6 YUV 640






A030DN01 VC Product Spec	Version	0.4
	Page	61/62

4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:





A030DN01 VC Product Spec	Version	0.4
	Page	62/62

◆ LCD Module Process Flow

