

Doc. Version	1.5		
Total Page	34		
Date	2008/02/01		

# **Product Specification**

## 3.5" COLOR TFT-LCD MODULE

**MODEL NAME: A035QN02 V0** 

Part Number: 97.03A11.000

< □ >Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2006 AU Optronics All Rights Reserved Do Not Copy.





Page: 2/34

1.5

## **Record of Revision**

Version	Revise Date	Page						
0.0	2006/10/20		First draft.					
		11	E-4-a. Update AC timing condition					
0.4	2006/40/24	14	E-5-d. Update SPI I/F timing condition					
0.1	2006/10/24	23	J-1. Add application circuit					
		24	J-1. Add component BOM list for the app	lication circuit				
		4	Update module thickness to 4.0mm (orig	inal 4.1mm)				
		4	Add description of gray level inversion					
		5	Update mechanical drawing					
		6, 7	Pin assignment revised from 61 pins to 67 pins					
0.2	2006/11/14	10, 11	Update power On/Off sequence					
		19	Add panel FPC bending test, touch panel	el FPC peeling	g test & touch			
		19	panel impact resistance criteria					
		22	Update the cushion area illustration					
		24	Update application circuit					
0.3	2006/11/15	6	Correct the pin description, Pin 8 DGND2 → AGND1					
0.5	2000/11/15	8	Update the LED curve					
0.4	2006/11/27	5	Update the drawing					
			Update the drawing					
			Item	Original	Updated			
			FPC thickness	0.360.05mm	0.260.03mm			
			Module Left edge to suggested bezel open area left edge	2.76mm	2.71mm			
0.5	2006/12/04	5	Module left edge to TP A/A left edge	3.16mm	3.11mm			
			Module left edge to LCD A/A left edge	3.46mm	3.41mm			
			Module upper edge to suggested bezel open area upper edge	2.82mm	2.77mm			
			Module upper edge to TP A/A upper edge	3.22mm	3.17mm			
			Module upper edge to LCD A/A upper edge 3.52mm 3.47mm					
0.6	2006/12/15	5	Update drawing, add label location, size	and thickness				
		4	Update module dimension (Thickness 4mm → 4.32mm)					
0.7	2007/01/29	5	Update drawing, modify thickness					
		14	Update command register map, add detailed descriptions					
0.8	2007/03/20	5	Update the module weight					
0.9	2007/05/18	9	Update LED I <sub>F</sub> -T <sub>a</sub> limit curve					



Page: 3/34

		7	Update outline drawing
	1.0 2007/06/15	8~9	Update pin assignment
1.0		26~27	Update brightness spec
1.0		28	Update ESD spec
	31 33		Modify touch panel cushion area recommendation
			Remove application circuit
		8~9	Update pin assignment
		10	Modify maximum ratings
1.1	2007/06/25	11	Modify electrical characteristics
		26	Add SPI timing diagram and specification
		34	Add recommended register settings
1.2	2007/08/24	27	Add R/G/B color chromaticity
1.3	2007/10/09	7	Update outline drawing
1.4	2007/10/22	34	Modify recommended register settings
1.5	2008/02/01	34	Modify recommended register settings





#### Page: 4/34

1.5

## Contents:

<u>A.</u>	<u>    General Description</u>	
<u>В.</u>		
<u>C.</u>		
<u>D.</u> -		
<u>E.</u>	Electrical Specifications	<u></u>
	1. Pin Assignment	8
	2. Absolute Maximum Ratings	10
	3. Electrical Characteristics	11
	a. TFT- LCD Panel (GND=0V)	11
	b. Backlight Driving Conditions	11
	4. AC Timing	12
	a. Power on/off sequence	12
	b. Timing Condition	13
	c. Timing Diagram	14
	5. Command Register Map	16
	a. Serial setting map	16
	b. Description of serial control data	17
	c. SPI timing diagram	26
	d. SPI AC specification	26
<u>F.</u>	Optical specifications (Note 1, 2)	27
<u>G.</u>	Reliability Test Items	29
Н.	. Touch Screen Panel Specifications	30
	1. FPC Pin Assignment	30
	2. Electrical Characteristics	
	3. Mechanical Characteristics	30
	4. Life test Condition	
	5. Attention	
<u>l.</u>		
<u>J.</u>	_ Application Note	34
	1. Application circuit	34
	2. Recommand Register Settings	



Page: 5/34

#### A. General Description

A035QN02 V0 is an amorphous transmissive type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit), a backlight unit and a touch panel.

#### **B.** Features

- 3.5-inch display with touch panel
- QVGA resolution in RGB stripe dot arrangement
- DC/DC integrated
- High brightness
- 3-wire register setting
- Interfaces: parallel RGB 18-bit
- Wide viewing angle
- Integrated touch screen panel (resistive type)
- 3-in-1 FPC for LCD signals, backlight LED power and touch panel
- Green design




Page: 6/34

## C. Physical Specifications

NO.	Item	Unit	Specification	Remark
1	Display Resolution	dot	320 RGB (H)×240(V)	
2	Active Area	mm	70.08(H)×52.56(V)	
3	Screen Size	inch	3.5(Diagonal)	
4	Dot Pitch	Dot Pitch mm		
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		262K Colors	
7	Overall Dimension	n mm 76.9(H) × 63.9(V) × 4.32(T)		Note 2
8	Weight	g	40	
9	Panel surface treatment		Hard coating 3H	
10	Display Mode		Normally White	
11	Gray Level Inversion Direction		6 O'clock	


Note 1: Below figure shows dot stripe arrangement.



Note 2: Not including FPC. Refer to the drawing next page for further information.



#### D. Outline Dimension







Page: 8/34

1.5

## E. Electrical Specifications

## 1. Pin Assignment

No.	Pin Name	I/O	Description	Remarks
1	LED_Cathode	I	Backlight LED Cathode	
2	LED_Cathode	I	Backlight LED Cathode	
3	LED_Anode	1	Backlight LED Anode	
4	LED_Anode	I	Backlight LED Anode	
5	GND	I	Ground	
6	RESB	-	Reset	
7	NC	-	Not Connected	
8	Y1	0	Touch Panel Top Electrode	
9	X1	0	Touch Panel Right Electrode	
10	Y2	0	Touch Panel Bottom Electrode	
11	X2	0	Touch Panel Left Electrode	
12	NC	-	Not Connected	
13	NC	-	Not Connected	
14	B0	I	Blue Data Bit 0	
15	B1	I	Blue Data Bit 1	
16	B2	I	Blue Data Bit 2	
17	B3	I	Blue Data Bit 3	
18	B4	I	Blue Data Bit 4	
19	B5	I	Blue Data Bit 5	
20	NC	-	Not Connected	
21	NC	-	Not Connected	
22	G0	1	Greene Data Bit 0	
23	G1	I	Greene Data Bit 1	
24	G2	I	Greene Data Bit 2	
25	G3	I	Greene Data Bit 3	
26	G4	I	Greene Data Bit 4	
27	G5	I	Greene Data Bit 5	
28	NC	-	Not Connected	
29	NC	-	Not Connected	
30	R0	I	Red Data Bit 0	
31	R1	I	Red Data Bit 1	



Page: 9/34

32	R2	Ι	Red Data Bit 2	
33	R3	I	Red Data Bit 3	
34	R4	I	Red Data Bit 4	
35	R5	I	Red Data Bit 5	
36	HSYNC	- 1	Horizontal Sync Input	
37	VSYNC	I	Vertical Sync Input	
38	DCLK	I	Dot Data Clock	
39	NC	-	Not Connected	
40	NC	-	Not Connected	
41	VCC	I	Power input	
42	VCC	I	Power input	
43	CS	I	Chip select pin of serial interface	
44	GND	I	Ground	Vendor ID pin
45	NC	-	Not Connected	
46	GND	I	Ground	
47	NC	-	Not Connected	
48	NC	-	Not Connected	Vendor ID pin
49	SCK	- 1	Clock input pin in serial mode	
50	SDI	I	Data input pin in serial mode	
51	NC	-	Not Connected	
52	DEN	I	Display enable pin from controller	
53	GND	I	Ground	
54	GND	I	Ground	

I: Digital signal input, O: Digital signal output, G: GND, PI: Power input, C: Capacitor



Version

Page: 10/34


1.5

#### 2. Absolute Maximum Ratings

Items	Symbol	Va	lues	Unit	Condition	
items	Syllibol	Min.	Max.	Oilit	Condition	
Power Voltage	VCC	-0.3	4	V		
LED Reverse Voltage	Vr		2	V	One LED	
LED Forward Current	lf		30	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.





Page: 11/34

#### 3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

#### a. TFT- LCD Panel (GND=0V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power Supply	VCC	2.5	3.3	3.6	٧	
Frame Frequency	<b>f</b> <sub>Frame</sub>		60		Hz	
Dot Data Clock	DCLK		5		MHz	
Innut Cianal Valtage	Vi	0		0.2 x VDDIO	V	
Input Signal Voltage	VI	0.8 x VDDIO		VDDIO	V	

Note 1. Panel surface temperature should be kept less than content of section 3.2. "Absolute maximum ratings"

#### b. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Ι <sub>L</sub>		20		mA	single serial
LED Supply Voltage	$V_{L}$		19.2		٧	single serial
LED Life Time	Lլ	10,000			Hr	Note 2, 3

Note 1: LED backlight is six LEDs serial type.

- Note 2: The "LED Supply Voltage" is defined by the number of LED at Ta=25 $^{\circ}$ C, I<sub>L</sub>=20mA. In the case of 6 pcs LED, V<sub>L</sub>=3.2\*6=19.2V
- Note 3: The "LED life time" is defined as the time for the module brightness to decrease to 50% of the initial value at Ta=25°C, I<sub>L</sub>=20mA
- Note 4: The LED lifetime could be decreased if operating I₋is larger than 25mA




Page: 12/34



#### 4. AC Timing

#### a. Power on/off sequence

#### **Power On**




Characteristics	Symbol	Min	Тур	Max	Unit
VDDIO on to falling edge of SHUT	tp-shut	1			uSec
DOTCLK	tclk-shut	1			clk
Falling edge of SHUT to display on				10	frame
1 line: 336 clk	tshut-on				
1frame: 244 line	tonut-on		164		mSec
DOTCLK = 5.0 MHz					

Note1: It is necessary to input DOTCLK before the falling edge of SHUT.

Note2: Display starts at 10th falling edge of VSTNC after the falling edge of SHUT



#### **Power Off**



Characteristics	Symbol	Min	Тур	Max	Unit
Rising edge of SHUT to display off		2		10	frame
1 line: 336 clk	tshut-off				
1frame: 244 line	tsnut-on	32.8			mSec
DOTCLK = 5.0 MHz					
Input-signal-off to VDDEXT / VDDIO off	toff-vdd	1			uSec

Note1: DOTCLK must be maintained at lease 2 frames after the rising edge of SHUT.

Note2: Display become off at the 2nd falling edge of VSTNC after the falling edge of SHUT.

Note3: If RESET signal is necessary for power down, provide it after the 2-frames-cycle of the SHUT period.

#### b. Timing Condition

Characteristics	Symbol	Min	Тур	Max	Unit
DOTCLK Frequency	f <sub>DOTCLK</sub>		5.0	7.5	MHz
DOTCLK Period	t <sub>DOTCLK</sub>	133	200		nSec
Vsync Setup Time	t <sub>vsys</sub>	20			nSec
Vsync Hold Time	t <sub>vsyh</sub>	20			nSec
Hsync Setup Time	t <sub>hsys</sub>	20			nSec






Page: 14/34

Hsync Hold Time	t <sub>hsyh</sub>	20		nSec
Phase Difference of Sync	+	0	320	+
Signal Falling Edge	t <sub>hv</sub>	U	320	t <sub>dotclk</sub>
DOTCLK Low Period	t <sub>CKL</sub>	66.5		nSec
DOTCLK High Period	t <sub>CKH</sub>	66.5		nSec
Data Setup Time	t <sub>ds</sub>	40		nSec
Data Hold Time	<b>t</b> <sub>dh</sub>	40		nSec
Reset Pulse Width	t <sub>RES</sub>	10		nSec
Rise / Fall Time	t <sub>r</sub> /t <sub>f</sub>	20	100	nSec


#### c. Timing Diagram





AUO

Page: 15/34



NOTE: The falling edge of HSYNC belongs to blanking period is always behind or equal to the one of VSYNC.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version

Page: 16/34

1.5

## 5. Command Register Map

#### a. Serial setting map

				чΡ															
Reg#	Register	R/W	D/C	IB15	IB14	IB13	IB12	IB11	IB10	IB09	IB08	IB07	IB06	IB05	IB04	IB03	IB02	IB01	IB00
R	Index	0	0	*	*	*	*	*	*	*	*	*	ID6	ID5	ID4	ID3	ID2	ID1	ID0
R01h	Driver output control	0	1	0	0	REV	CAD	BGR	SM	ТВ	RL	1	1	1	0	1	1	1	1
	[00XX][X0XX]EF			0	0	Х	Х	Х	0	Х	Х	1	1	1	0	1	1	1	1
R02h	LCD drive AC control	0	1	0	0	0	0	0	0	B/C	ERO	0	NW6	NW5	NW4	NW3	NW2	NW1	NW0
1102	(0300h)			0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
R03h	Power control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	BT0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
	(7272h)			0	1	1	1	0	0	1	0	0	1	1	1	0	0	1	0
R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	EQ1	EQ0	0	0	0	0	0	0	0	0	0	0
110211	(DC00h)			1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0
R0Ch	Power control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
rtoon	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R0Dh	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
Kobii	(000Ah)			0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
R0Eh	Power control (4)	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
KOLII	(3200h)			0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0
R0Fh	Gate scan starting position	0	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
IXOI II	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R16h	Horizontal porch	0	1	XLIM8	XLIM7	XLIM6	XLIM5	XLIM4	XLIM3	XLIM2	XLIM1	XLIM0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
KIOII	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0
R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
KITII	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R1Eh	Power control (5)	0	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
KILII	(002Dh)			0	0	0	0	0	0	0	0	0	0	1	0	1	1	0	1
R2Eh	3 Gamma	0	1	1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	OLO
NZLII	(B945h)			1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	1
R30h	y control (1)	0	1	0	0	0	0	0	PKP12	PKP11	PKP12	0	0	0	0	0	PKP02	PKP01	PKP00
KSOII	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R31h	y control (1)	0	1	0	0	0	0	0	PKP32	PKP31	PKP32	0	0	0	0	0	PKP22	PKP21	PKP20
KSIII	(0200h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
R32h	y control (1)	0	1	0	0	0	0	0	PKP52	PKP51	PKP52	0	0	0	0	0	PKP42	PKP41	PKP40
rs∠n	(0001h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Doo!	γ control (1)	0	1	0	0	0	0	0	PRP12	PRP11	PRP12	0	0	0	0	0	PRP02	PRP01	PRP00
R33h	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0





Page: 17/34

1.5

D0.41	y control (1)	0	1	0	0	0	0	0	PKN12	PKN11	PKN12	0	0	0	0	0	PKN02	PKN01	PKN00
R34h	(0405h)			0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1
R35h	y control (1)	0	1	0	0	0	0	0	PKN32	PKN31	PKN32	0	0	0	0	0	PKN22	PKN21	PKN20
KSSII	(0202h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
R36h	y control (1)	0	1	0	0	0	0	0	PKN52	PKN51	PKN52	0	0	0	0	0	PKN42	PKN41	PKN40
rtoon	(0707h)			0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
R37h	y control (1)	0	1	0	0	0	0	0	PRN12	PRN11	PRN12	0	0	0	0	0	PRN02	PRN01	PRN00
KO/II	(0006h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
R3Ah	y control (2)	0	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03	VRP02	VRP01	VRP00
1107 111	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R3Bh	y control (2)	0	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00
	(0003h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

#### b. Description of serial control data

R01h	Driver output control	0	1	0	0	REV	CAD	BGR	SM	ТВ	RL	1	1	1	0	1	1	1	1
KUIII	[00XX][X0XX]EF			0	0	Х	Х	Х	0	Х	Х	1	1	1	0	1	1	1	1

REV: Displays all character and graphic display sections with reversal when REV = "1".

Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels.

Source output level is indicated below.

REV	RGB data	Source Output	level
KEV	KGB data	VCOM = "H"	VCOM = "L"
	000000B	V63	V0
1	:	:	:
	111111B	VO	V63
	000000B	VO	V63
0	:	:	:
	111111B	V63	V0

CAD: Set up based on retention capacitor configuration of the TFT panel.

CAD	Retention capacitor configuration
0	Cs on Common
1	Cs on Gate

BGR: Selects the <R><G><B> arrangement.

When BGR = "0" <R><G><B> color is assigned from S0. When BGR = "1" <B><G><R> color is assigned from S0.

SM: Change the division of gate driver.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 18/34

When SM = "0", odd/even division (interlace mode) is selected. When SM = "1", upper/lower division is selected.

Select the division mode according to the mounting method.

TB: Selects the output shift direction of the gate driver.

When TB = "1", G0 shifts to G239. When TB = "0", G239 shifts to G0.

RL: Selects the output shift direction of the source driver.

When RL = "1", S0 shifts to S959 and <R><G><B> color is assigned from S1.

When RL = "0", S959 shifts to S0 and <R><G><B> color is assigned from S959.

Set RL bit and BGR bit when changing the dot order of R, G and B.

Note: The default setting of register bits REV, CAD, BGR, TB and RL are defined by the logic stage of corresponding hardware pins.

These bits will override the hardware setting once software command was sent to set the bits.

R02h	LCD drive AC control	0	1	0	0	0	0	0	0	B/C	ERO	0	NW6	NW5	NW4	NW3	NW2	NW1	NW0
KUZII	(0300h)			0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0

B/C: Select the liquid crystal drive waveform VCOM.

When B/C = 0, frame inversion of the LCD driving signal is enabled.

When B/C = 1, a N-line inversion waveform is generated and alternates in a N-line equals to NW[7:0]+1.

EOR: When B/C = 1 and EOR = 1, the odd/even frame-select signals and the N-line inversion signals are EORed for alternating drive.

EOR is used when the LCD is not alternated by combining the set values of the lines of the LCD driven and the N-lines.

NW6-0: Specify the number of lines that will alternate at the N-line inversion setting (B/C = 1). NW6-0 alternate for every set value + 1 lines.

R03h	Power control (1)	0	1	DCT3	DCT2	DCT1	DCT0	BT2	BT1	ВТ0	0	DC3	DC2	DC1	DC0	AP2	AP1	AP0	0
Kusii	(7272h)			0	1	1	1	0	0	1	0	0	1	1	1	0	0	1	0

DCT3-0: Set the step-up cycle of the step-up circuit for 8-color mode (CM = VDDIO).

When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too.

Adjust the cycle taking into account the display quality and power consumption.

DCT3	DCT2	DCT1	DCT0	Step-up cycle
0	0	0	0	Fline x 14
0	0	0	1	Fline x 12
0	0	1	0	Fline × 8
0	0	1	1	Fline × 7
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline × 2



Page: 19/34

1	0	0	1	Fline × 1
1	0	1	0	fosc / 64
1	0	1	1	fosc / 80
1	1	0	0	fosc / 96
1	1	0	1	fosc / 128
1	1	1	0	fosc / 160
1	1	1	1	fosc / 256

BT2-0: Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power-supply voltage to be used.

BT2	BT1	вто	V <sub>GH</sub> output	V <sub>GL</sub> output	V <sub>GH</sub> booster ratio	V <sub>GL</sub> booster ratio
0	0	0	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x3)+VCI	6	-5
0	0	1	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x2)	6	-4
0	1	0	V <sub>CIX2</sub> x3	-( V <sub>CIX2</sub> x3)	6	-6
0	1	1	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x3)+VCI	5	-5
1	0	0	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x2)	5	-4
1	0	1	V <sub>CIX2</sub> x2+VCI	-( V <sub>CIX2</sub> x2)+VCI	5	-3
1	1	0	V <sub>CIX2</sub> x2	-( V <sub>CIX2</sub> x2)	4	-4
1	1	1	VCIX2x2	-( V <sub>CIX2</sub> x2)+VCI	4	-3

**DC3-0:** Set the step-up cycle of the step-up circuit for 262k-color mode (CM = VSS).

When the cycle is accelerated, the driving ability of the step-up circuit increases, but its current consumption increases too.

Adjust the cycle taking into account the display quality and power consumption.

DC3	DC2	DC1	DC0	Step-up cycle
0	0	0	0	Fline × 14
0	0	0	1	Fline × 12
0	0	1	0	Fline × 8
0	0	1	1	Fline × 7
0	1	0	0	Fline × 6
0	1	0	1	Fline × 5
0	1	1	0	Fline × 4
0	1	1	1	Fline × 3
1	0	0	0	Fline x 2
1	0	0	1	Fline × 1
1	0	1	0	fosc / 64
1	0	1	1	fosc / 80
1	1	0	0	fosc / 96



Page: 20/34

1	1	0	1	fosc / 128
1	1	1	0	fosc / 160
1	1	1	1	fosc / 256

AP2-0: Adjust the amount of current from the stable-current source in the internal operational amplifier circuit.

When the amount of current becomes large, the driving ability of the operational-amplifier circuits increase.

Adjust the current taking into account the power consumption.

During times when there is no display, such as when the system is in a sleep mode.

AP2	AP1	AP0	Op-amp power
0	0	0	Least
0	0	1	Small
0	1	0	Small to medium
0	1	1	Medium
1	0	0	Medium to large
1	0	1	Large
1	1	0	Large to Maximum
1	1	1	Maximum

R0Bh	Frame cycle control	0	1	NO1	NO0	SDT1	SDT0	EQ1	EQ0	0	0	0	0	0	0	0	0	0	0
KUBII	(DC00h)			1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0

NO1-0: Sets amount of non-overlap of the gate output.

SDT1-0: Set delay amount from the gate output signal falling edge of the source outputs.

EQ1-0: Sets the equalizing period on source

R0Ch	Power control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
Kocii	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VRC[2:0]: Adjust VCIX2 output voltage. The adjusted level is indicated in the chart below VRC2-0 setting.

VRC2	VRC1	VRC0	V <sub>CIX2</sub> voltage
0	0	0	5.1V
0	0	1	5.3V
0	1	0	5.5V
0	1	1	5.7V
1	0	0	5.9V
1	0	1	6.1V
1	1	0	Reserved
1	1	1	Reserved



Page: 21/34

R0Dh	Power control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
Kobii	(000Ah)			0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1

VRH3-0: Set amplitude magnification of VLCD63. These bits amplify the VLCD63 voltage 1.78 to 3.00 times the Vref voltage set by VRH3-0.

VRH3	VRH2	VRH1	VRH0	V <sub>LCD63</sub> Voltage
0	0	0	0	Vref x 2.815
0	0	0	1	Vref x 2.905
0	0	1	0	Vref x 3.000
0	0	1	1	Vref x 1.780
0	1	0	0	Vref x 1.850
0	1	0	1	Vref x 1.930
0	1	1	0	Vref x 2.020
0	1	1	1	Vref x 2.090
1	0	0	0	Vref x 2.165
1	0	0	1	Vref x 2.245
1	0	1	0	Vref x 2.335
1	0	1	1	Vref x 2.400
1	1	0	0	Vref x 2.500
1	1	0	1	Vref x 2.570
1	1	1	0	Vref x 2.645
1	1	1	1	Vref x 2.725

R0Eh	Power control (4)	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
KUEII	(3200h)			0	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0

VCOMG: When VCOMG = "1", it is possible to set output voltage of VCOML to any level, and the instruction (VDV4-0) becomes available.

When VCOMG = "0", VCOML output is fixed to Hi-z level, VCI2 output for VCOML power supply stops, and the instruction (VDV4-0) becomes unavailable.

Set VCOMG according to the sequence of power supply setting flow as it relates with power supply operating sequence.

VDV4-0: Set the alternating amplitudes of VCOM at the VCOM alternating drive.

These bits amplify VCOM amplitude 0.6 to 1.23 times the VLCD63 voltage.

When VCOMG = "0", the settings become invalid.

VDV4	VDV3	VDV2	VDV1	VDV0	VCOMA
0	0	0	0	0	VLCD63 x 0.60
0	0	0	0	1	VLCD63 x 0.63
		:	Step = 0.03		



Page: 22/34

		:			
0	1	1	0	1	VLCD63 x 0.99
0	1	1	1	0	VLCD63 x 1.02
0	1	1	1	1	Reserved
1	0	0	0	0	VLCD63 x 1.05
1	0	0	0	1	VLCD63 x 1.08
		:			Step = 0.03
		:			Olep = 0.00
1	0	1	0	1	VLCD63 x 1.20
1	0	1	1	0	VLCD63 x 1.23
1	0	1	1	1	Reserved
1	1	*	*	*	Reserved

VCOMAS: Set the equation of VCOML.

VCOML = Q X VCOMH - VCOMA

VCOMAS	α
0	0.94
1	0.5

R0Fh	Gate scan starting position	0	1	0	0	0	0	0	0	0	0	SCN7	SCN6	SCN5	SCN4	SCN3	SCN2	SCN1	SCN0
IXOI II	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

SCN7-0: Set the scanning starting position of the gate driver.

R16h	Horizontal porch	0	1	XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
KIOII	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0

XL7-0: Set the number of valid pixel per line.

XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	# of pixels per line				
0	0	0	0	0	0	0	0	0	1				
0	0	0	0	0	0	0	0	1	2				
0	0	0	0	0	0	0	1	0	3				
				:					· ·				
				:					step = 1				
				:					:				
1	0	0	1	1	1	1	1	0	319				
1	0	0	1	1	1	1	1		320				

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 23/34

1	0	1	*	*	*	*	*	*	reserved
1	1	*	*	*	*	*	*	*	reserved

HBP5-0: Set the delay period from falling edge of HSYNC signal to first valid data.

The pixel data exceed the range set by XL8-0 and before the first valid data will be treated as dummy data.

HBP5	LIBD/	HBP3	HBD2	LIBD1	HBP0	# of clock cycle of
HBF3	TIDE4	TIBES	TIDEZ	TIDET	TIBEO	DOTCLK
0	0	0	0	0	0	2
0	0	0	0	0	1	3
0	0	0	0	1	0	4
						:
						step = 1
						:
1	1	1	1	1	0	64
1	1	1	1	1	1	65



R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
KIIII	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VBP7-0: Set the delay period from falling edge of VSYNC to first valid line.

The line data within this delay period will be treated as dummy line.


						•			
VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	VBP7	# of pixels per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3





Page: 24/34

				: :					: step = 1 :
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1		320
1	0	1	*	*	*	*	*	*	reserved
1	1	*	*	*	*	*	*	*	reserved



nOTP: nOTP equals to "0" after power on reset and VCOMH voltage equals to programmed OTP value.

When nOTP set to "1", setting of VCM5-0 becomes valid and voltage of VCOMH can be adjusted.

VCM5-0: Set the VCOMH voltage if nOTP = "1". These bits amplify the VCOMH voltage 0.36 to 0.99 times the VLCD63 voltage.

R2Eh	3 Gamma	0	1	1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	OLO
INZEII	(B945h)			1	0	1	1	1	0	0	1	0	1	0	0	0	1	0	1

OLO: When OLO = "1", all R,G and B gamma registers are set by one set of gamma control, R30h to R3Bh.

When OLO = "0", R, G and B gamma registers are set separately by registers R30h to R3Bh, R40h to R4Bh and R50h to R5Bh.

R30h	y control (1)	0	1	0	0	0	0	0	PKP12	PKP11	PKP12	0	0	0	0	0	PKP02	PKP01	PKP00
KSOII	(0000h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R31h	y control (1)	0	1	0	0	0	0	0	PKP32	PKP31	PKP32	0	0	0	0	0	PKP22	PKP21	PKP20
Kom	(0200h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
R32h	y control (1)	0	1	0	0	0	0	0	PKP52	PKP51	PKP52	0	0	0	0	0	PKP42	PKP41	PKP40
13211	(0001h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
R33h	y control (1)	0	1	0	0	0	0	0	PRP12	PRP11	PRP12	0	0	0	0	0	PRP02	PRP01	PRP00
13311	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 25/34

R34h	y control (1)	0	1	0	0	0	0	0	PKN12	PKN11	PKN12	0	0	0	0	0	PKN02	PKN01	PKN00
K3411	(0405h)			0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	1
R35h	y control (1)	0	1	0	0	0	0	0	PKN32	PKN31	PKN32	0	0	0	0	0	PKN22	PKN21	PKN20
ROOM	(0202h)			0	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0
R36h	y control (1)	0	1	0	0	0	0	0	PKN52	PKN51	PKN52	0	0	0	0	0	PKN42	PKN41	PKN40
Room	(0707h)			0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	1
R37h	y control (1)	0	1	0	0	0	0	0	PRN12	PRN11	PRN12	0	0	0	0	0	PRN02	PRN01	PRN00
13711	(0006h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

When OLO = "0", R30h-R3Bh are registers to adjust the gamma register values on the output of source S(3n), where n = 0 to 319. S(3n) are the red color source output when BGR = "0".

When OLO = "1", R30h-R3Bh are registers to adjust the gamma register values on the output of all source S0 to S959.

PKP52-00: Gamma micro adjustment register for the positive polarity output.

PRP12-00: Gradient adjustment register for the positive polarity output.

PKN52-00: Gamma micro adjustment register for the negative polarity output.

PRN12-00: Gradient adjustment register for the negative polarity output.

R3Ah	y control (2)	0	1	0	0	0	VRP14	VRP13	VRP12	VRP11	VRP10	0	0	0	0	VRP03	VRP02	VRP01	VRP00
NOAH	(0700h)			0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0
R3Bh	y control (2)	0	1	0	0	0	VRN14	VRN13	VRN12	VRN11	VRN10	0	0	0	0	VRN03	VRN02	VRN01	VRN00
Kobii	(0003h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

VRP14-00: Adjustment register for amplification adjustment of the positive polarity output.

VRN14-00: Adjustment register for the amplification adjustment of the negative polarity output.




1.5



26/34

#### c. SPI timing diagram



#### d. SPI AC specification

Item	Symbol	Conditions	Min	Typical	Max	Unit
Serial clock frequency	tfclk				15	M Hz
Serial clock cycle time	tclk		66.6			nsec
Clock low width	tsl		33.3			nsec
Clock high width	tsh		33.3			nsec
Chip select set up time	tcss		0			nsec
Chip select hold time	tcsh		10			nsec
Chip select high delay time	tcsd		20			nsec
Data set up time	tds		5			nsec
Data hold time	tdh		10			nsec



Page: 27/34

#### F. Optical specifications (Note 1, 2)


ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 3
Fall	Tf		-	15	25	ms	
Contrast ratio	CR	At optimized	150	300			Note 5, 6
Contrast ratio	CK	viewing angle	130	300	_		Note 5, 6
Viewing Angle							
Тор			35	50	-		
Bottom		CR≧10	40	55	-	deg.	Note 7, 8
Left			45	60	-		
Right			45	60	-		
Brightness	Y <sub>L</sub>	<i>θ</i> =0°	280	350	-	cd/m <sup>2</sup>	Note 9
NTSC			50	60		%	
White Chromaticity	Х	<i>θ</i> =0°	0.26	0.31	0.36		
vviille Cilionialicity	у	<i>θ</i> =0°	0.28	0.33	0.38		

Note 1: Measurement should be performed in the dark room, optical ambient temperature =25°C, and backlight current I<sub>L</sub>=20 mA

Note 2: To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

#### Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



Note 4. From liquid crystal characteristics, response time will become slower and the color of panel will become darker when ambient temperature is below 25°C.

Contrastratio =  $\frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$ 

Note 5. Contrast ratio is calculated with the following formula.

#### Note 6. White Vi=Vi50 $\mu$ 1.5V

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 28/34

Black Vi=Vi50 ± 2.0V


"±" means that the analog input signal swings in phase with COM signal.

"µ" means that the analog input signal swings out of phase with COM signal.

Vi50 :The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle: refer to figure as below.



Note 8. The viewing angles are measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 9. Brightness is measured at the center point of the display area.



Version

Page: 29/34

1.5

## G. Reliability Test Items

No.	Test items	Conditions		Remark
1	High Temperature Storage	Ta= 85 °C 240Hrs		
2	Low Temperature Storage	Ta= -30°C	240Hrs	
3	High Temperature Operation	Ta= 70°C	240Hrs	
4	Low Temperature Operation	Ta= -20°C	240Hrs	
5	High Temperature & High Humidity	Ta= 60°C. 90% RH	240Hrs	Operation
6	Heat Shock	-25°C~70°C, 50 cycle, 2Hrs/cycle		Non-operation
7	Electrostatic Discharge	±200V,200pF(0 $\Omega$ ), once for each terminal		Non-operation
8	Vibration (With Carton)	Random vibration: 0.015G <sup>2</sup> /Hz from 5~200Hz –6dB/Octave from 200~500Hz		IEC 68-34
9	Drop (With Carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces		

Note 1: In the standard conditions, there is no display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 2: Ta: Ambient temperature.



Page: 30/34

## H. Touch Screen Panel Specifications


#### 1. FPC Pin Assignment

Module Pin No.	Symbol	I/O
8	U	0
9	R	0
10	В	0
11	L	0

#### 2. Electrical Characteristics

ltem		Min.	Max.	Unit	Remark
Rate DC Voltage			7	V	
Resistance	X (Film)	350	950	Ω	At connector
Resistance	Y (Glass)	150	800	2.2	At confidential
Linearity		-1.5%	1.5%		Note 1, test by 250 gf
Chattering			10	ms	At connector pin
Insulation Resistance		10M		Ω	DC 25V

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.



#### 3. Mechanical Characteristics

ltem	Min.	Max.	Unit	Remark
Hardness of Surface	3		Н	JIS K-5400
Operation Force (Pen or Finger)		100	gf	Note 1

Note 1: Within "guaranteed active area", but not on the edge and dot-spacer.



1.5




31/34


#### 4. Life test Condition

ltem	Min.	Max.	Unit	Remark
Notes Life	10 <sup>5</sup>		words	Note 1, 2
Input Life	10 <sup>6</sup>		times	Note 1, 3

Note 1: Measurement condition of Operation Force: Within "guaranteed active area". Resistance, Insulation resistance, and operation force should be under 5.2 & 5.3 condition. When user pushes down on the film, resistance between X & Y axis must be equal or lower than  $2k\Omega$ . Below is test figure.



Note 2: Notes Life test condition (by pen): Notes area for pen notes life test is 10×9 mm. Size of word is 7.5×6.75mm. Word is any A.B.C.... letter. Writing speed is 60mm/s. Center of each word is changed at random in notes area.



Note 3: Input Life test condition( by finger): By silicone rubber tapping at same point. Tapping Load is 200g, and tapping frequency is 5Hz.

#### 5. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1. Do not design enclosure pressing the view area to prevent from miss input.
- 2. Enclosure support must not touch with view area.
- 3. Use elastic or non-conductive material to enclosure touch panel.




Page: 32/34

- 4. Do not bond film of touch panel with enclosure.
- 5. The touch panel edge is conductive. Do not touch it with any conductive part after mounting.
- 6. If user wants to cleaning touch panel by air gun, pressure 2kg/cm2 below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7. Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face with vacuum.
- 8. Do not lift LCD module by FPC.
- 9. Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning.

  Do not use any organic solvent, acid or alkali liquor.
- 10. Do not pile touch panel. Do not put heavy goods on touch panel.


#### Recommendation of the cushion area:



#### **I. Packing Form**



Page: 33/34



MAX. CAPACITY:160 MODULES MAX. WEIGHT: 12Kg MEAS. 520mm\*340mm\*250mm



Page: 34/34

## J. Application Note

# 1. Application circuit

## 2. Recommand Register Settings

R01	$\rightarrow$	"2AEF"h			
R03	$\rightarrow$	"7872"h			
R0C	;→	"0004"h			
R0D	$\mapsto$	"000C"h			
R0E	$\rightarrow$	"3100"h			
R1E	$\rightarrow$	"00A8"h			
R2E	$\rightarrow$	"B945"h			
R30	$\rightarrow$	"0304"h			
R31	$\rightarrow$	"0507"h			
R32	$\rightarrow$	"0405"h			
R33	$\rightarrow$	"0007"h			
R34	$\rightarrow$	"0507"h			
R35	$\rightarrow$	"0004"h			
R36	$\rightarrow$	"0605"h			
R37	$\rightarrow$	"0103"h			
R3A	$\rightarrow$	"000F"h			
R3B	$\rightarrow$	"000F"h			