

()	Pre	limin	ary	Spe	cif	ico	ıtic	ons

(✓) Final Specifications

Module 15.6" UHD 16:9 Color TFT-LCD with LED Backlight design				
Model Name	B156ZAN02.1 (H/W:0A)			
Note (🗭)	LED Backlight with driving circuit design			

Customer	Date				
Checked & Approved by	Date				
Note: This Specification is subject to change without notice.					

Approved by	Date			
Buffy Chen_	2017/02/13			
Prepared by	Date			
<u>Aries Hsu</u>	2017/02/13			
NBBU Marketing Division AU Optronics corporation				



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	
5.2 Backlight Unit	
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	
6.3 Interface Timing	20
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	27
9.1 Shipping Label Format	27
9.2 Carton Package	28
9.3 Handling guide	29
9.4 Shipping package of palletizing sequence	
10. Appendix: EDID Description	32



Record of Revision

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2016/06/02	All	First Edition for Customer		
0.2	2016/07/19	5,27,32	Surface Treatment : LR	Update surface treatment : AG	
				Update label format	
				Update EDID	
1.0	2016/12/19	All		Final edition for customer	
1.1	2017/02/13	25,26		Update standard Front view & rear view	
		28		Update carton package	

B156ZAN02.1 Document Version : 1.1 3 of 35



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

B156ZAN02.1 <u>Document Version : 1.1</u> 4 of 35



2. General Description

B156ZAN02.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 3840 (H) x 2160(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156ZAN02.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}$ C condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	396.5				
Active Area	[mm]	345.6x194.4				
Pixels H x V		3840 x 3(RGB) x 2160				
Pixel Pitch	[mm]	0.09x0.09				
Pixel Format		R.G.B. Vertic	cal Stripe			
Display Mode		Normally Blo	ack			
White Luminance (ILED= 19 mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 points average) 255 min. (5 points average)				
Luminance Uniformity		1.25 max. (5	points)			
Contrast Ratio		800:1 typ				
Response Time	[ms]	25 Typ, 35 max				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	8.7W				
Weight	[Grams]	360 max.				
BL : 10:			Min.	Тур.	Max.	
Physical Size Include bracket	. ,	Length	367.48	367.98	368.48	
melode bracker	[mm]	Width	224.11	224.61	225.11	
Thicknessss		Thicknessss	3.2 max			
Electrical Interface		4 Lane eDP	(5.4G)			
Glass Thickness	[mm]	0.4				
Surface Treatment		AG				
Support Color		16.7M colors (RGB 8-bit)				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Comp	liance			




2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25% (Room Temperature) :


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=19mA			5 points average	255	300	375	cd/m²	1, 4, 5.
		Θ_{R}	Horizontal (Right)	80	85	-	dograd	
Viewing Ar	nale	θι	CR = 10 (Left)	80	85	-	degree	
Viewing Ai	igi c	Ψн	Vertical (Upper)	80	85	-		4, 9
		Ψι	CR = 10 (Lower)	80	85	-		
Luminance Un	iformity	δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ro	atio	CR		-	800	-		4, 6
Cross tal	k	%				4		4, 7
Response T	ime	T _{RT}	Rising + Falling	-	25	-		
	Red	Rx		0.626	0.656	0.686		
		Ry		0.284	0.314	0.344		
Color /	Green	Gx	CIE 1931	0.182	0.212	0.242		
Chromaticity		Gy		0.681	0.711	0.741		4
Coodinates		Bx		0.118	0.148	0.178		4
	Blue	Ву		0.027	0.057	0.087		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
Adobe		%		-	100	-		

B156ZAN02.1: Document Version: 1.1 6 of 35

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

δ w5		Maximum Brightness of five points
	= '	Minimum Brightness of five points
δ w13		Maximum Brightness of thirteen points
	=	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the





Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= <u>Brightness on the "White" state</u>

Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)


 $CT = | YB - YA | / YA \times 100 (\%)$

Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




B156ZAN02.1 <u>Document Version : 1.1</u> 10 of 35



3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)



B156ZAN02.1 Document Version : 1.1 11 of 35



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item Symbol		Min Max		Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


- Autoria Raminga at Entri attitudin								
ltem	Symbol	Min	Max	Unit	Conditions			
Operating	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta (25° C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).





5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25° C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		2.0	[Watt]	Note 1
IDD	IDD Current	-		667	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition






5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


Display Port main link signal:



	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Follow as VESA display port standard V1.1a

Display Port AUX_CH signal:



B156ZAN02.1 Document Version: 1.1 14 of 35



	Display port AUX_CH				
		Min	Тур	Мах	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧

Follow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25	-	3.6	V

Follow as VESA display port standard V1.1a.



AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	6.7	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C), Note 2 I _F =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	*Note 1	-	-	0.5	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	Define as Connector
PWM Logic Input Low Level	*Note 1	-	-	0.5	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	1 *Note 2		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: If the PWM duty ratio(min) is set between 5% to 1%,the PWM input frequency should be set below,1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					384	Ю
1st Line	R G B	R GB		R G	В	R	3 B
			•	•			.
							.
			•	•			
			•	•			
							.
							.
	'	'	1	'			•
2160th Line	R G B	R G B		R G	В	R	3 B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	I-PEX
Type / Part Number	IPEX 20455-040E-12R
Mating Housing/Part Number	I-PEX 20453-040T-01

6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	NC	No Connect (Reserved for DCR)
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Comp Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Ch.
16	AUX_CH_N	Comp Signal Auxiliary Ch.
17	H_GND	High Speed Ground
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
23	LCD GND	LCD logic and driver ground
24	LCD GND	LCD logic and driver ground



25	LCD GND	LCD logic and driver ground
26	LCD GND	LCD logic and driver ground
27	HPD	HPD signale pin
28	BL_GND	Backlight_ground
29	BL_GND	Backlight_ground
30	BL_GND	Backlight_ground
31	BL_GND	Backlight_ground
32	BL_Enable	Backlight On / Off
33	BL PWM DIM	System PWM signal Input
34	NC	NC
35	NC	No connect (Reverse for AUO TEST only)
36	BL_PWR	Backlight power (7V~21V)
37	BL_PWR	Backlight power (7V~21V)
38	BL_PWR	Backlight power (7V~21V)
39	BL_PWR	Backlight power (7V~21V)
40	NC	No Connect

Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.



6.3 Interface Timing


Basically, interface timings should match the 3840x2160 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock fre	equency	1/ T _{Clock}	-	533.5	-	MHz
	Period	T _V		2222	-	
Vertical	Active	T vD		2160		T Line
Section	Blanking	T∨B	-	62	-	
	Period	T _H	-	4000	-	
Horizontal	Active	T HD		3840		T Clock
Section	Blanking	T HB		160	-	

Note: 1. DE mode only

2. The maximum clock frequency = (1920+B)*(1080+A)*60 < 149.1MHz

6.3.2 Timing diagram






AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Dond bu	Limits			Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
17	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

8156ZAN02.1 <u>Document Version : 1.1</u> 22 of 35



AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



Seamless change: T19/T20 = 5xT_{PWM}*

*I_{PWM}= 1/PWM frequency

Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current I2t is under typical melt of fuse Spec., there is no mentioned problem.

B156ZAN02.1 <u>Document Version : 1.1</u> 23 of 35



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

10 - 500Hz Random Frequency:

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature	- 40% 00% PU 0001	
Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature		
Operation	Ta= 50°C, Dry, 300h	
Low Temperature		
Operation	Ta=0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 250h	
Thermal Shock	Ta=-20 $^{\circ}$ (30min) ~60 $^{\circ}$ (30min), 100cycles condition.	
Test		
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension
- 8.1.1 Standard Front View





AU OPTRONICS CORPORATION

8.1.2 Standard Rear View





- 9. Shipping and Package
- 9.1 Shipping Label Format



Manufactured MM/WW Model No: B156ZAN02.1 **AU Optronics** MADE IN China (\$01)



RoHS




H/W: 0A F/W:1











9.3 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

(1) Handling method notice



Do not lift and hold the panel with single hand at right or left side from tray.



Lift and hold the panel up with both hands from tray.

(2) On the table notice



Do not press edge of panel to avoid glass broken.



Do not press the surface of the panel to avoid the glass broken or polarizer scratch.







Do not put anything or tool on the panel to avoid the glass broken or polarizer scratch.

(3) Cable assembly notice




Do not insert the connector with single hand and touching the PCBA.



Insert the connector by pushing right and left edge.



9.4 Shipping package of palletizing sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	EB	11101011	235	
ОВ	hex, LSB first	21	00100001	33	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
OF		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	1A	00011010	26	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	A5	10100101	165	
15	Max H image size (rounded to cm)	23	00100011	35	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	0000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	24	00100100	36	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	25	00100101	37	
1B	Red x (Upper 8 bits)	A8	10101000	168	
1C	Red y/ highER 8 bits	50	01010000	80	
1D	Green x	36	00110110	54	
1E	Green y	В6	10110110	182	
1F	Blue x	26	00100110	38	
20	Blue y	0E	00001110	14	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	



26	Standard timing #1	01	0000001	1	
27		01	0000001	1	
28	Standard timing #2	01	0000001	1	
29	9	01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B	S	01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	S	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	S	01	00000001	1	
30	Standard timing #6	01	0000001	1	
31	, and the second	01	0000001	1	
32	Standard timing #7	01	0000001	1	
33	, and the second	01	0000001	1	
34	Standard timing #8	01	0000001	1	
35	Ü	01	0000001	1	
36	Pixel Clock/10000 LSB	66	01100110	102	
37	Pixel Clock/10000 USB	D0	11010000	208	
38	Horz active Lower 8bits	00	00000000	0	
39	Horz blanking Lower 8bits	A0	10100000	160	
3A	HorzAct:HorzBlnk Upper 4:4 bits	FO	11110000	240	
3B	Vertical Active Lower 8bits	70	01110000	112	
3C	Vertical Blanking Lower 8bits	3E	00111110	62	
3D	Vert Act: Vertical Blanking (upper 4:4 bit)	80	10000000	128	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset: VertSync.Width	35	00110101	53	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	59	01011001	89	
43	Vertical Image Size Lower 8bits	C2	11000010	194	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4A		00	00000000	0	
4B		OF	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	



50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	0000000	0	
55		00	0000000	0	
56		00	0000000	0	
57		00	0000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	0000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	5A	01011010	90	Z
76	Manufacture P/N	41	01000001	65	Α
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	32	00110010	50	2
7A	Manufacture P/N	2E	00101110	46	



7B	Manufacture P/N	31	00110001	49	1
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	14	00010100	20	

B156ZAN02.1 Document Version: 1.1 35 of 35