



SAMSUNG TFT-LCD

MODEL NO.: LTN154BT02-001

LCD Development Team 3

Samsung Electronics Co., LTD.



CONTENTS

General Description	(3)
Electrical Absolute Ratings	(4)
2. Optical Characteristics	(5)
3. Electrical Characteristics3.1 TFT LCD Module3.2 Backlight Unit3.3 LED Connection3.4 BLU Connection	(6)
4. Block Diagram 4.1 TFT LCD Module 4.2 Backlight Unit	(7)
5. Input Terminal Pin Assignment5.1 Input Signal & Power5.2 Timing Diagrams of LVDS For Transmitting	(8)
6. Interface Timing6.1 Timing Parameters6.2 Timing Diagrams of interface Signal6.3 Power ON/OFF Sequence	(11)
7. Outline Dimension	(13)

Doc.No.	LTN154BT02-001	ISSUED DATE	2/Jul/2007	Page	2 / 14
---------	----------------	-------------	------------	------	--------

GENERAL DESCRIPTION

DESCRIPTION

LTN154BT02-001 is a color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon TFT as switching devices. This model is composed of a TFT LCD panel, a driver circuit and a backlight system. The resolution of a 15.4" contains 1440 x 900 pixels and can display up to 262,144 colors. 6 O'clock direction is the Optimum viewing angle.

FEATURES

- Thin and light weight
- High contrast ratio, high aperture structure
- Wide XGA+ (1440x900 pixels) resolution
- Fast Response Time
- Low power consumption
- LED BLU Structure
- DE (Data enable) only mode.
- 3.3V LVDS Interface
- On board EDID chip
- Pb-free product

APPLICATIONS

- Notebook PC
- If the usage of this product is not for PC application, but for others, please contact SEC

GENERAL INFORMATION

Item	Specification	Unit	Note
Display area	331.56(H) X 207.23(V) (15.4"diagonal)	mm	
Driver element	a-si TFT active matrix		
Display colors	262,144		
Number of pixel	1440 x 900 (16 : 10, Wide XGA)	pixel	
Pixel arrangement	RGB vertical stripe		
Pixel pitch	0.23025(H) x 0.23025(V)	mm	
Display Mode	Normally white		
Surface treatment	Haze 42, Hard-Coating 2H		ARC150T

Doc.No.	LTN154BT02-001	ISSUED DATE	2/Jul/2007	Page	3 / 14
---------	----------------	-------------	------------	------	--------

Mechanical Information

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	343.5	344.0	344.5	mm	
Module size	Vertical (V)	221.5	222.0	222.5	mm	
0.20	Depth (D)	-	5.8	6.1	mm	(1)
	Weight	-	430	450	g	

Note (1) Measurement condition of outline dimension

. Equipment : Vernier Calipers . Push Force : 500g ·f (minimum)

1. ELECTRICAL ABSOLUTE RATINGS

(1) TFT LCD MODULE

 $V_{DD} = 3.3V$, $V_{SS} = GND = 0V$

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V _{DD}	V _{DD} - 0.3	V _{DD} + 0.3	V	(1)
Logic Input Voltage	V _{DD}	V _{DD} - 0.3	V _{DD} + 0.3	V	(1)

Note (1) Within Ta (25 \pm 2 °C)

(2) BACK-LIGHT UNIT

Ta = 25 \pm 2 °C

Item	Symbol	Min.	Max.	Unit	Note
LED Current	IL	-	25	mA	(1)
LED Voltage	V _L	2.8	3.6	V	(1)

Note 1) Permanent damage to the device may occur if maximum values are exceeded Functional operation should be restricted to the conditions described under normal operating conditions.

Doc.No. LTN154BT02-001 ISSUED DATE 2/Jul/	2007 Page 4 / 14
---	-------------------------

2. OPTICAL CHARACTERISTICS

The following items are measured under stable conditions. The optical characteristics should be measured in a dark room or equivalent state.

Measuring equipment: TOPCON SR-3

* Ta = 25 ± 2 °C, VDD=3.3V, fv= 60Hz, fbclk = **96.31**MHz, IL = 19mA

Item		Symbol	Condition	Min.	Тур.	Max	Unit
Contrast Ratio (5 points)		CR		400	500	-	-
Response Tim (Rising + Fa		Тят		-	16	25	msec
Luminance of White (center point)		Y _L ,AVE	Normal	250	300	-	cd/m ²
	Dad	Rx	Viewing	0.550	0.600	0.650	
	Red	Ry	Angle $\phi = 0$	0.310	0.360	0.410	-
	Green	Gx	$\theta = 0$	0.280	0.330	0.380	
Color		G _Y		0.510	0.560	0.610	
Chromaticity (CIE)	Blue	Вх		0.105	0.155	0.205	
		By		0.090	0.140	0.190	
	White	Wx		0.263	0.313	0.363	
		WY		0.279	0.329	0.379	
	Hor.	θι		-	65	-	
Viewing	ПОГ.	θн	CD > 10	-	65	-	Dograda
Angle	Ver.	фн	CR ≥ 10	-	55	-	Degrees
		фь		-	55	-	
	13 Points White Variation			-	-	2.2	-

Doc.No. LTN154BT02-001 ISSUED DATE 2/Jul/2007 Page 5 / 1

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta= 25 ± 2°C

Item		Symbol	Min.	Тур.	Max.	Unit	Note
Voltage of Power	r Supply	V _{DD}	3.0	3.3	3.6	V	
Differential Input	High	Vıн	-	-	+100	mV	V _{CM} = +1.2V
Voltage for LVDS Receiver Threshold	Low	Vıl	-100	-	-	mV	
Vsync Frequ	ency	fv	-	60	-	Hz	
Hsync Frequ	Hsync Frequency		-	54.67	-	KHz	
Main Freque	Main Frequency		•	48.155	-	MHz	
Rush Curre	Rush Current		-	-	1.5	Α	
	White		-	310	-	mA	
Current of Power Supply	Mosaic	ldd	-	330	-	mA	
	V. Stripe		-	400	500	mA	

3.2 BACK-LIGHT UNIT

Ta= 25 ± 2 °C

Item	Symbol	Min.	Тур.	Max.	Unit	Note
LED Forward Current	IF	-	19	-	mA	
LED Forward Voltage	VF	-	3.2	3.6	V	
LED Array Voltage	VP	-	32.0	36	V	Vf X 10 LEDs
Power Consumption	Р	-	3.65	-	W	If X Vf X 60 LEDs

3.3 LED Connection

String	LED1	LED2	LED3	LED4	LED5	LED6	LED7	LED8	LED9	LED10
1	1	7	13	19	25	31	37	43	49	55
2	2	8	14	20	26	32	38	44	50	56
3	3	9	15	21	27	33	39	45	51	57
4	4	10	16	22	28	34	40	46	52	58
5	5	11	17	23	29	35	41	47	53	59
6	6	12	18	24	30	36	42	48	54	60


3.4 BLU Connection

- Refer to the pin assignment (pin 31~40pin)

Doc.No. LTN154BT02-001 ISSUED DATE	2/Jul/2007	Page	6 / 14
------------------------------------	------------	------	--------


4. BLOCK DIAGRAM

4.1 TFT LCD Module



Product Information

4.2 Back light Unit (Stanley - LED)



 Doc.No.
 LTN154BT02-001
 ISSUED DATE
 2/Jul/2007
 Page
 7 / 14

5. INPUT TERMINAL PIN ASSIGNMENT

5.1. Input Signal & Power LVDS, Connector : (JAE, FI-JH40S-HF10 or Compatible) Mating Connector :(JAE, FI-JH40C or Compatible)

No.	Symbol	Function	Polarity	Remarks
1	VSS	Ground		
2	VDD	POWER SUPPLY +3.3V		
3	VDD	POWER SUPPLY +3.3V		
4	VEEDID	DDC 3.3V Power		
5	VDD	POWER SUPPLY +3.3V		
6	CLKEDID	DDC Clock		
7	DATAEDID	DDC data		
8	O_RxIN0-	LVDS Differential Data INPUT (Odd R0-R5,G0)	Negative	
9	O_RxIN0+	LVDS Differential Data INPUT (Odd R0-R5,G0)	Positive	
10	GND	Ground		
11	O_RxIN1-	LVDS Differential Data INPUT (Odd G1-G5,B0-B1)	Negative	
12	O_RxIN1+	LVDS Differential Data INPUT (Odd G1-G5,B0-B1)	Positive	
13	GND	Ground		
14	O_RxIN2-	LVDS Differential Data INPUT (Odd B2-B5,Sync,DE)	Negative	
15	O_RxIN2+	LVDS Differential Data INPUT (Odd B-B5,Sync,DE)	Positive	
16	GND	Ground		
17	O_RxCLK-	LVDS Differential Data INPUT (Odd Clock)	Negative	
18	O_RxCLK+	LVDS Differential Data INPUT (Odd Clock)	Positive	
19	GND	Ground		
20	E_RxIN0-	LVDS Differential Data INPUT (Even R0-R5,G0	Negative	
21	E_RxIN0+	LVDS Differential Data INPUT (Even R0-R5,G0)	Positive	
22	GND	Ground		
23	E_RxIN1-	LVDS Differential Data INPUT (Even G1-G5,B0-B1)	Negative	
24	E_RxIN1+	LVDS Differential Data INPUT (Even G1-G5,B0-B1)	Positive	
25	GND	Ground		
26	E_RxIN2-	LVDS Differential Data INPUT (Even B2-B5,Sync,DE)	Negative	
27	E_RxIN2+	LVDS Differential Data INPUT (Even B2-B5,Sync,DE)	Positive	
28	GND	Ground		
29	E_RxCLK-	LVDS Differential Data INPUT (Even Clock)	Negative	
30	E_RxCLK+	LVDS Differential Data INPUT (Even Clock)	Positive	


Doc.No. LTN154BT02-001 ISSUED DATE 2/Jul/2007	Page	8 / 14
---	------	--------


5. INPUT TERMINAL PIN ASSIGNMENT

5.1. Input Signal & Power LVDS, Connector : (JAE, FI-JH40S-HF10 or Compatible) Mating Connector :(JAE, FI-JH40C or Compatible)

No.	Symbol	Function	Polarity	Remarks
31	Vdc1	LED Cathode (Negative)		
32	Vdc2	LED Cathode (Negative)		
33	Vdc3	LED Cathode (Negative)		
34	Vdc4	LED Cathode (Negative)		
35	Vdc5	LED Cathode (Negative)		
36	Vdc6	LED Cathode (Negative)		
37	NC	NC		
38	Vdc (1~6)	LED Anode (Negative)		
39	Vdc (1~6)	LED Anode (Negative)		
40	Vdc (1~6)	LED Anode (Negative)		

5.2 Timing Diagrams of LVDS For Transmission






ISSUED DATE Page Doc.No. LTN154BT02-001 2/Jul/2007 10 / 14

6. INTERFACE TIMING

6.1 Timing Parameters

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
Frame Frequency	Cycle	TV	•	912	-	Lines	-
Vertical Active Display Term	Display Period	TVD	-	900	-	Lines	-
One Line Scanning Time	Cycle	TH	-	1760	-	Clocks	-
Horizontal Active Display Term	Display Period	THD	-	1440	-	Clocks	-


6.2 Timing diagrams of interface signal



Doc.No. LTN154BT02-001 ISSUED DATE 2/Jul/2007 Page 11 / 14	ı	Doc.No.	LTN154BT02-001	ISSUED DATE	2/Jul/2007	Page	11 / 14
--	---	---------	----------------	-------------	------------	------	---------

6.3 Power ON/OFF Sequence

: To prevent a latch-up or DC operation of the LCD module, the power on/off sequence should be as the diagram below. (VESA recommendation)



Power ON/OFF Sequence

T1: Vdd rising time from 10% to 90%

T2: The time from Vdd to valid data at power ON.

T3: The time from valid data off to Vdd off at power Off.

T4: Vdd off time for Windows restart

T5: The time from valid data to B/L enable at power ON.

T6: The time from valid data off to B/L disable at power Off.

NOTE.

- (1) The supply voltage of the external system for the module input should be the same as the definition of VDD.
- (2) Apply the lamp voltage within the LCD operation range. When the back-light turns on before the LCD operation or the LCD turns off before the back-light turns off, the display may momentarily become white.
- (3) In case of VDD = off level, please keep the level of input signals on the low or keep a high impedance.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.

Doc.No.	LTN154BT02-001	ISSUED DATE	2/Jul/2007	Page	12 / 14
---------	----------------	-------------	------------	------	---------

7. MECI	HANICAL OUTLINE	E DIMENSION		Product I	nform	ation	
[Ref	er to the next page]						
Doc.No.	LTN154BT02-001	ISSUED DATE	2/Jul/2	2007	Page	13 / 14	ļ

