

Doc. Number:					
☐ Tentative Specification					
☐ Preliminary Specification					
Approval Specification					

# MODEL NO.: N140BGE SUFFIX: L33

Customer:	
APPROVED BY	SIGNATURE
Name / Title	
Please return 1 copy for your con signature and comments.	firmation with your

Approved By	Checked By	Prepared By
楊竣傑	曹文彬	李海豔
2014-04-24	2014-04-17	2014-04-08
10:15:37 CST	15:56:37 CST	11:43:44 CST

Version 3.1 25 April 2014 1 / 45



## **CONTENTS**

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	
3. ABSOLUTE MAXIMUM RATINGS	
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	8
4.2. INTERFACE CONNECTIONS	8
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	14
4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS	15
4.4.1 LVDS DC SPECIFICATIONS	15
4.4.2 LVDS DATA FORMAT	15
4.4.3 COLOR DATA INPUT ASSIGNMENT	16
4.5 DISPLAY TIMING SPECIFICATIONS	17
4.6 POWER ON/OFF SEQUENCE	18
5. OPTICAL CHARACTERISTICS	19
5.1 TEST CONDITIONS	19
5.2 OPTICAL SPECIFICATIONS	19
6. RELIABILITY TEST ITEM	22
7. PACKING	23
7.1 MODULE LABEL	23
7.2 CARTON	24
7.3 PALLET	
7.4 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCE	33



Annendiv	I CD	MODI	HEHAN	DI INC	MAN	TAT		 1
Abbelluix.	LUD	יעטוער	JLE HAN	טווטעו		$\cup AL \dots$	 	 4 .

Version 3.1 25 April 2014 3 / 45



### **REVISION HISTORY**

Version	Date	Page	Description
0.0	Sep. 3, 2012	All	Tentative Spec Ver.0.0 was first issued.
1.0	Nov. 9, 2012	All	Preliminary Spec Ver.1.0 was first issued.
2.0	Feb. 5, 2013	All	Approval Spec Ver.2.0 was first issued.
3.0	Feb. 18, 2013	All	Approval Spec Ver.3.0 was first issued.
3.1	Apr. 4, 2014	P.5,P.12 P.14,P.19 , P28,	Spec was modified due to "Brightness changes from 200nits to 220nits"
		P.5	Add "2.MECHANICAL SPECIFICATIONS 'S Note (2) "
		P.33	Modify "Appendix. SYSTEM COVER DESIGN NOTICE"
		P.41	Add" Appendix. LCD MODULE HANDLING MANUAL"

Version 3.1 4 / 45 25 April 2014



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N140BGE-L33 is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display module with LED Backlight unit and 40 pins LVDS interface. This module supports 1366 x 768 HD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14.0" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.2265 (H) x 0.2265 (V)	mm	=
Pixel Arrangement	RGB vertical stripe	-	=
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Color Gamma	45%	NTSC	Тур.
Luminance, White	220	Cd/m2	
Power Consumption	Total 3.059 W (Max.) @ cell 0.739 W (Max.), BL 2.3	2 W (Max.)	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	319.9	320.4	320.9	mm	
	Vertical (V)	186.6	187.1	187.6	mm	(1)
Module Size	Vertical (V) with PCB & Bracket	204.6	205.1	205.6	mm	(2)
	Thickness (T)	-	-	3.6	mm	
	Thickness (T) with PCB & Bracket	-	-	3.6	mm	Slim Bend
Polarizer Area	Horizontal	312.4	312.7	313.0	mm	
Polatizei Area	Vertical	177.05	177.25	177.45	mm	
Active Area	Horizontal	309.299	309.399	309.499	mm	
	Vertical	173.852	173.952	174.052	mm	
,	Weight	-	310	320	g	


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions. Note (2) Dimensions are measured by caliper.



Version 3.1 25 April 2014 5 / 45



#### 2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12

User's connector Part No: IPEX-20453-040T-01

### 3. ABSOLUTE MAXIMUM RATINGS

### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note
item	Syllibol	Min.	Max.		Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)


Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

### **Relative Humidity (%RH)**



Version 3.1 25 April 2014 6 / 45



### 3.2 ELECTRICAL ABSOLUTE RATINGS

### 3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Cymbol	Min.	Max.	Offic	14010
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)
Converter Input Voltage	LED_VCCS	-0.3	26.0	V	(1)
Converter Control Signal Voltage	LED_PWM,	-0.3	5.0	V	(1)
Converter Control Signal Voltage	LED_EN	-0.3	5.0	V	(1)


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.1 25 April 2014 7 / 45



#### 4. ELECTRICAL SPECIFICATIONS

### 4.1 FUNCTION BLOCK DIAGRAM



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserve)	
2	VCCS	Power Supply (3.3V typ.)	
3	VCCS	Power Supply (3.3V typ.)	
4	VEDID	DDC 3.3V power	
5	NC	No Connection (Reserved for INNOLUX test)	
6	CLKEDID	DDC clock	
7	DATAEDID	DDC data	
8	Rxin0-	LVDS differential data input	D0 D5 C0
9	Rxin0+	LVDS differential data input	R0-R5, G0
10	VSS	Ground	
11	Rxin1-	LVDS differential data input	G1~G5, B0, B1
12	Rxin1+	LVDS differential data input	G1~G3, B0, B1
13	VSS	Ground	
14	Rxin2-	LVDS Differential Data Input	B2-B5,HS,VS, DE
15	Rxin2+	LVDS Differential Data Input	B2-B3,113, V3, DE
16	VSS	Ground	
17	RxCLK-	LVDS differential clock input	LVDS CLK
18	RxCLK+	LVDS differential clock input	LVD3 CLK
19	VSS	Ground	
20	NC	No Connection (Reserve)	
21	NC	No Connection (Reserve)	
22	VSS	Ground	

Version 3.1 25 April 2014 8 / 45



23	NC	No Connection (Reserve)
24	NC	No Connection (Reserve)
25	VSS	Ground
26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	VSS	Ground
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	LED_GND	LED Ground
32	LED_GND	LED Ground
33	LED_GND	LED Ground
34	NC	No Connection (Reserve)
35	LED_PWM	PWM Control Signal of LED Converter
36	LED_EN	Enable Control Signal of LED Converter
37	NC	No Connection (Reserve)
38	LED_VCCS	LED Power Supply
39	LED_VCCS	LED Power Supply
40	LED_VCCS	LED Power Supply

Note (1) The first pixel is odd as shown in the following figure.



Version 3.1 25 April 2014 9 / 45



### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Paramotor	Parameter			Value	Unit	Note	
Farameter				Тур.	Max.	Offic	Note
Power Supply Voltage	vccs	3.0	3.3	3.6	V	(1)	
Ripple Voltage	$V_{RP}$	_	50	-	mV	(1)	
Inrush Current		I <sub>RUSH</sub>	_	-	1.5	Α	(1),(2)
Dower Supply Current	Mosaic	loo	-	206	224	mA	(3)a
Power Supply Current	Black	lcc	_	201	219	mA	(3)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

 $I_{\text{IS}}$ : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



### VCCS rising time is 0.5ms




Version 3.1 25 April 2014 **10 / 45** 



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta =  $25 \pm 2$  °C, DC Current and  $f_v$  = 60 Hz, whereas a specified power dissipation check pattern is displayed.

#### a. Mosaic Pattern



Active Area

Version 3.1 25 April 2014 11 / 45




### 4.3.2 LED CONVERTER SPECIFICATION

Parar	notor	Symbol		Value		Unit	Note
Faiai	Helei	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)
LED_EN Control Level	Backlight On		2.2	-	5.0	V	(4)
	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5.0	V	(4)
FWW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	
PWM Control F Voltage	Permissive Ripple	VPWM_pp	-	-	100	mV	
PWM Control Frequ	$f_{PWM}$	190	-	2K	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	157	184	193	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.



Version 3.1 25 April 2014 12 / 45




### VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range 
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$
 
$$N: \text{Integer} \ \ (N\geq 3)$$
 
$$f: \text{Frame rate}$$

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signal (eg. PWM) are in the same concept.



Version 3.1 25 April 2014 13 / 45




#### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devementer	Cymahal		Value		l lmit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note	
LED Light Bar Power Supply Voltage	VL	23.4	26.1	27	V	(1)(2)(Duty(100%)	
LED Light Bar Power Supply Current	lL	-	69	-	mA	(1)(2)(Duty100%)	
Power Consumption	PL	-	1.80	1.86	W	(3)	
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)	

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> = 23 mA(Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 3.1 25 April 2014 14 / 45




### 4.4 LVDS INPUT SIGNAL TIMING SPECIFICATIONS


#### 4.4.1 LVDS DC SPECIFICATIONS

Parameter	Symbol		Value	Unit	Note	
	,	Min.	Тур. Мах.			
LVDS Differential Input High Threshold	$V_{\text{TH(LVDS)}}$	-	-	+100	mV	(1), V <sub>CM</sub> =1.2V
LVDS Differential Input Low Threshold	$V_{TL(LVDS)}$	-100	-	-	mV	(1) V <sub>CM</sub> =1.2V
LVDS Common Mode Voltage	$V_{CM}$	1.125	-	1.375	V	(1)
LVDS Differential Input Voltage	V <sub>ID</sub>	100	-	600	mV	(1)
LVDS Terminating Resistor	$R_T$		100		Ohm	-

Note (1) The parameters of LVDS signals are defined as the following figures.



#### 4.4.2 LVDS DATA FORMAT



Version 3.1 25 April 2014 **15 / 45** 



### 4.4.3 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

										Data		al							
	Color			Re						Gre				Blue					
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	<u>:</u>	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	;			;	:	;
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 3.1 25 April 2014 16 / 45




#### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	72.6	76.42	80.24	MHz	-
	Vertical Total Time	TV	775	800	808	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
	Horizontal Total Time	TH	1466	1592	1648	Тс	-
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	226	TH-THD	Тс	-

Note (1) Because this module is operated by DE only mode, Hsync and Vsync are ignored.

#### **INPUT SIGNAL TIMING DIAGRAM**




Version 3.1 25 April 2014 17 / 45



#### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.

Cymhol		Value		Unit	Note
Symbol	Min.	Тур.	Max.	Offit	Note
t1	0.5	-	10	ms	
t2	0	-	50	ms	
t3	0	-	50	ms	
t4	500	-	-	ms	
t5	200	-	-	ms	
t6	200	-	-	ms	
t7	0.5	-	10	ms	
$t_A$	0.5	-	10	ms	
t <sub>B</sub>	0		10	ms	
$t_{\mathtt{C}}$	1	-	-	ms	
$t_{D}$	1	-	-	ms	
t⊨	1	-	-	ms	
t <sub>F</sub>	1	-	-	ms	



- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) Please avoid floating state of the interface signal during signal invalid period.
- Note (3) It is recommended that the backlight power must be turned on after the power supply for LCD and the interface signal is valid.

Version 3.1 25 April 2014 18 / 45



### 5. OPTICAL CHARACTERISTICS

### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	$V_{CC}$	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	l <sub>L</sub>	69	mA			

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


### **5.2 OPTICAL SPECIFICATIONS**

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		350	500	-	-	(2), (5) (7)
Response Time		T <sub>R</sub>		-	3	8	ms	(3) (7)
Response fille	;	$T_F$		-	7	12	ms	(3),(7)
Average Lumina	ance of White	Lave		187	220	-	cd/m <sup>2</sup>	(4), (6),(7)
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.575		-	(1),(7)
	T(Gu	Ry	Viewing Normal Angle		0.335		-	
	Green	Gx			0.327		-	
Color		Gy		Typ – 0.03	0.580	Typ +	-	
Chromaticity	Blue	Bx			0.157	0.03	-	
	blue	Ву			0.137		-	
	White	Wx			0.313		-	
	vviiite	Wy			0.329		-	
	Harizantal	$\theta_x$ +		40	45			
Viewing Angle	Horizontal	$\theta_{x}$ -	OD: 40	40	45	-	Doo	(1),(5),
Viewing Angle	Vartical	θ <sub>Y</sub> +	CR≥10	15	20	-	Deg.	(7)
	Vertical	θ <sub>Y</sub> -		40	45	-		
White Variation	of 5 Points	δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	-		%	(5),(6), (7)

Version 3.1 25 April 2014 19 / 45



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.1 25 April 2014 **20 / 45** 



#### Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



#### Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of White at 5 points

 $\delta W_{5p} = \{Minimum [L (1)\sim L (5)] / Maximum [L (1)\sim L (5)]\}*100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.1 25 April 2014 **21 / 45** 



### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	( ) ( )
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, $\pm 8$ KV Condition 2 : Air Discharge, $\pm 15$ KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 3.1 25 April 2014 **22 / 45** 



#### 7. PACKING

#### 7.1 MODULE LABEL


The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: N140BGE - L33

(b) Revision: Rev. XX, for example: C1, C2 ...etc.

(c) Serial ID: XXXXXXXYMDXNNNN



(d) Production Location: MADE IN XXXX.

(e) UL Logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1<sup>st</sup> to 31<sup>st</sup>, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

#### CT Label

S/N	CT: CEDQNRR5CXXXX
CT:	Title
С	LCD Display Module
EDQN	Assembly Code
XX	Revision (Current is 02)
5C	Supplier /Site of MFG
XX	Week/Year of MFG
XXX	Serial number. From 000000 to 999999

Version 3.1 25 April 2014 23 / 45



### 7.2 CARTON

(1)Box Dimensions : 435(L)\*350(W)\*275(H) (2)20 Modules/Carton




Figure. 7-1 Packing method

Version 3.1 25 April 2014 **24 / 45** 



### 7.3 PALLET




Figure. 7-2 Packing method

Version 3.1 25 April 2014 **25 / 45** 



### 7.4 UN-PACKAGING METHOD




Figure. 7.3 un-packing method

Version 3.1 25 April 2014 **26 / 45** 



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the INXS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.1 25 April 2014 **27 / 45** 



### Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte # (decimal)	Byte # (hex)	Field Name and Comments	Value (hex)	Value (binary)
0	_ `	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header	FF	11111111
3		Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7		Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name	AE	10101110
10	_	ID product code (LSB)	99	10011001
11		ID product code (MSB)	14	00010100
12		ID S/N (fixed "0")	00	00000000
13		ID S/N (fixed "0")	00	00000000
14		ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	33	00110011
17	11	Year of manufacture (fixed year code)	17	00010111
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	90	10010000
21	15	Active area horizontal ("30.94cm")	1F	00011111
22	16	Active area vertical ("17.4cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	7E	01111110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	45	01000101
27	1B	Rx=0.575	93	10010011
28	1C	Ry=0.335	55	01010101
29	1D	Gx=0.327	53	01010011
30	1E	Gy=0.58	94	10010100
31	1F	Bx=0.157	28	00101000
32	20	By=0.137	23	00100011
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	00000001

Version 3.1 25 April 2014 **28 / 45** 



41	29	Standard timing ID # 2	01	00000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7		0000001
51	33	Standard timing ID # 7	01	0000001
52	34	Standard timing ID # 8		00000001
53	35	Standard timing ID # 8		0000001
54	36	Detailed timing description # 1 Pixel clock ("76.42MHz")		11011010
55	37	# 1 Pixel clock (hex LSB first)	1D	00011101
56	38	# 1 H active ("1366")	56	01010110
57	39	# 1 H blank ("226")	E2	11100010
58	3A	# 1 H active : H blank	50	01010000
59	3B	# 1 V active ("768")	00	00000000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank	30	00110000
62	3E	# 1 H sync offset ("68")	44	01000100
63	3F	# 1 H sync pulse width ("45")	2D	00101101
64	40	# 1 V sync offset : V sync pulse width ("4 : 7")	47	01000111
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("309 mm")	35	00110101
67	43	# 1 V image size ("174 mm")	AE	10101110
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
72	48	Detailed timing description # 2 Pixel clock ("50.95MHz")	E7	11100111
73	49	# 2 Pixel clock (hex LSB first)	13	00010011
74	4A	# 2 H active ("1366")	56	01010110
75	4B	# 2 H blank ("226")	E2	11100010
76	4C	# 2 H active : H blank	50	01010000
77	4D	# 2 V active ("768")	00	00000000
78	4E	# 2 V blank ("32")	20	00100000
79	4F	# 2 V active : V blank	30	00110000
80	50	# 2 H sync offset ("68")	44	01000100
81	51	# 2 H sync pulse width ("45")	2D	00101101
82	52	# 2 V sync offset : V sync pulse width ("4 : 7")	47	01000111
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
84	54	# 2 H image size ("309 mm")	35	00110101
85	55	# 2 V image size ("174 mm")	AE	10101110
86	56	# 2 H image size : V image size	10	00010000

Version 3.1 29 / 45 25 April 2014




87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")		00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync		00011010
90	5A	NA NA		00000000
91	5B	NA		00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags	00	00000000
110	6E	Reserved	00	00000000
111	6F	For Brightness Table and Power Consumption		00000010
112	70	Flags	00	00000000
113	71	PWM % [7:0] @ Step 0 = 5%	0C	00001100
114	72	PWM % [7:0] @ Step 5 = 26%	42	01000010
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 11.84nits	0B	00001011
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 220nits	6E	01101110
119	77	Panel Electronics Power @32x32 Chess Pattern =627mW	0F	00001111
120	78	Backlight Power @60 nits =584mW	0E	00001110
121	79	Backlight Power @Step 10 =2111mW	1A	00011010
122	7A	Nits @ 100% PWM Duty =226.42nit	71	01110001
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	AD	10101101

Version 3.1 25 April 2014 30 / 45




### **Appendix. OUTLINE DRAWING**



Version 3.1 25 April 2014 31 / 45






- NOTES:
  1. LCD MOULE INPUT CONNECTOR: I-PEX 20455-040E-12
  2. IN ORDER TO AVOID ABNORMAL DISPLAY, PODLING AND WHITE SPOT,
  NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, VLAN, WAN OR
  FOREIGN OBJECTS OVER COF, T-CON AND VR LOCATIONS.
  3. LVDS COMNECTOR IS MEASURED AT 17MI AND ITS MATING LINE.
  4. MODULE FLATNESS SPEC 0.5mm MAX.
  5. ( )\* MARKS THE REFERENCE DIMENSIONS.

Version 3.1 25 April 2014 32 / 45




#### **Appendix. SYSTEM COVER DESIGN GUIDANCE**

Ver.4




Version 3.1 25 April 2014 33 / 45






Version 3.1 25 April 2014 34 / 45






Version 3.1 25 April 2014 **35 / 45** 






Version 3.1 25 April 2014 36 / 45






Version 3.1 25 April 2014 **37 / 45** 






Version 3.1 25 April 2014 38 / 45





Version 3.1 25 April 2014 39 / 45





Version 3.1 25 April 2014 40 / 45



### Appendix. LCD MODULE HANDLING MANUAL

Purpose	<ul> <li>This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure.</li> <li>This manual provides guide in unpacking and handling steps.</li> <li>Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.</li> </ul>							
1.	Unpacking							
		Open carton	Remove EPE Cushion					
	<b>(</b>							
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion					
2.	Panel Lifting							



Do and Don't

3.

## PRODUCT SPECIFICATION



Version 3.1 25 April 2014

42 / 45



### Do:

- Handle with both hands.
- Handle panel at left and right edge.



### Don't:

- Lifting with one hand.



- Handle at PCBA side.



### Don't:

- Stack panels.



- Press panel.



### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Version 3.1 25 April 2014 43 / 45



### Don't:

 Paste any material unto white reflector sheet



### Don't:

 Pull / Push white reflector sheet



### Don't:

· Hold at panel corner.



### Don't:

- Twist panel.



Version 3.1 25 April 2014 44 / 45



### Do:

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.



### Do:

 Remove panel protector film starts from side tape.



### Don't:

 Remove panel protector film from film corner directly before side tape is removed.



Version 3.1 25 April 2014 45 / 45