



Doc. Number:
Tentative Specification
Preliminary Specification
Approval Specification

# MODEL NO.: N140HGE SUFFIX: EA1

<b>Customer: Common</b>						
APPROVED BY	SIGNATURE					
Name / Title Note						
Please return 1 copy for your con signature and comments.	firmation with your					

Approved By	pproved By Checked By			
許君逑	蕭志宏	李忠昇		
2014-05-28	2014-05-27	2014-05-23		
11:28:43 CST	10:13:03 CST	07:54:38 CST		

Version 2.0 28 May 2014 1 / 44



# **CONTENTS**

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	
3. ABSOLUTE MAXIMUM RATINGS	5
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	5
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	11
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 DISPLAY PORT INTERFACE	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	20
5.1 TEST CONDITIONS	20
5.2 OPTICAL SPECIFICATIONS	20
6. RELIABILITY TEST ITEM	23
7. PACKING	24
7.1 MODULE LABEL	24
7.2 CARTON	25
7.3 PALLET	26
7.4 UN-PACKAGING METHOD	27
8. PRECAUTIONS	28
8.1 HANDLING PRECAUTIONS	28
8.2 STORAGE PRECAUTIONS	28
8.3 OPERATION PRECAUTIONS	28
Appendix. EDID DATA STRUCTURE	29
Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN NOTICE	34
Appendix. LCD MODULE HANDLING MANUAL	40



### **REVISION HISTORY**

Version	Date	Page	Description
2.0	May. 22, 2014	All	Spec Ver.2.0 was first issued.

Version 2.0 28 May 2014 3 / 44





### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N140HGE-EA1 is a 14.0" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	14.0" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.16086 (H) x 0.16086 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	=	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), High Resolution Adaptable AG (Haze 24%)	-	-
Color Gamma	60%	NTSC	-
Luminance, White	300	Cd/m2	-
Power Consumption	Total 3.7305W (Max.) @ cell 0.7425W (Max.), BL 2.988W (Max.)		(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	319.9	320.4	320.9	mm	
	Vertical (V)	186.6	187.1	187.6	mm	
Module Size	Vertical (V) with PCB & Bracket	-	-	205.6	mm	(1) (2)
	Thickness (T)	-	-	3.0	mm	
Polarizer Area	Horizontal	312.4	312.7	313	mm	
Fulalizei Alea	Vertical	177.05	177.25	177.45	mm	
Active Area	Horizontal	-	308.851	-	mm	
Active Alea	Vertical	-	173.729	-	mm	
,	Weight	-	260	270	g	


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions. Note (2) Dimensions are measured by caliper.



Version 2.0 28 May 2014 4 / 44



### 2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12.

User's connector Part No: IPEX-20453-030T-01.

#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	


Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

### **Relative Humidity (%RH)**





### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	5	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	VCCS+0.3	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 2.0 28 May 2014 6 / 44



### 4. ELECTRICAL SPECIFICATIONS

### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS


#### PIN ASSIGNMENT

Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML1-	Complement Signal-Lane 1	
4	ML1+	True Signal-Main Lane 1	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	



26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



Version 2.0 28 May 2014 8 / 44



### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol	Value			Unit	Note	
		Syllibol	Min.	Тур.	Max.	Offic	Note	
Power Supply Voltage	ge		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level			2.25	-	2.75	V	(4)
	Low Level			0	-	0.4	V	(4)
HPD Impedance		R <sub>HPD</sub>	30K			ohm	(4)	
Ripple Voltage			$V_{RP}$	-	50	-	mV	(1)
Inrush Current			I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)
Power Supply Current    Mosaic     Black		lcc	-	196	225	mA	(3)a	
		Black	100	-	192	224	mA	(3)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



### VCCS rising time is 0.5ms




Version 2.0 28 May 2014 9 / 44



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25  $\pm$  2 °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.

### a. Mosaic Pattern



Active Area

Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.

Version 2.0 28 May 2014 **10 / 44** 






### 4.3.2 LED CONVERTER SPECIFICATION

Parar	notor	Symbol		Value		Unit	Note
Palai	netei	Symbol	Min.	Тур.	Max.	Offic	Note
Converter Input pow	er supply voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)	
LED_EN Control	Backlight On		2.2	-	5	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance	)	R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
Pyvivi Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance			30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	
PWM Control Permi Voltage	VPWM_pp	-	-	100	mV		
PWM Control Frequ	f <sub>PWM</sub>	100	-	500	Hz	(2)	
LED Power Current	LED_VCCS =Typ.	ILED	184	229	249	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.








### VLED rising time is 0.5ms



Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency 
$$f_{\text{PWM}}$$
 should be in the range 
$$(N+0.33)*f \leq f_{\text{PWM}} \leq (N+0.66)*f$$
 
$$N: \text{Integer} \ \ (N\geq 3)$$
 
$$f: \text{Frame rate}$$

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C,  $f_{PWM}$  = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Version 2.0 28 May 2014 12 / 44




### 4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devemeter	Cumahal		Value		l lmit	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	28.6	31.9	33.0	V	(4)(2)(Duty(1000))
LED Light Bar Power Supply Current	lL	-	72	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	2.296	2.376	W	(3)
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25  $\pm 2$  °C and I<sub>L</sub> = 18 mA (Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 2.0 28 May 2014 13 / 44




### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION

### 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	$C_{AUX}$	75		200	nF	(2)

- Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.
  - (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
  - (3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Single Ended



Version 2.0 28 May 2014 14 / 44



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

										Data		al							
	Color			Re						Gre							ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	<u>:</u>	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	;			;	:	;
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage




### 4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	122.96	136.62	139	MHz	-
	Vertical Total Time	TV	1095	1100	1280	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	20	TV-TVD	TH	-
"	Horizontal Total Time	TH	2037	2070	2587	Tc	-
•	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	150	TH-THD	Tc	-

#### **INPUT SIGNAL TIMING DIAGRAM**








### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.



Version 2.0 28 May 2014 17 / 44



### Timing Specifications:

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	-	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-



t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
$t_D$	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	1	-	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	1	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 2.0 28 May 2014 19 / 44



### 5. OPTICAL CHARACTERISTICS

### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit				
Ambient Temperature	Та	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V <sub>cc</sub>	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	Ι <sub>L</sub>	72	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


#### **5.2 OPTICAL SPECIFICATIONS**

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast Ratio		CR		350	500	-	-	(2), (5),(7)	
Response Time		$T_R$		-	3	8	ms	(3) (7)	
Response fille	<del>,</del>	T <sub>F</sub>		-	7	12	ms	(3) ,(7)	
Average Lumina	ance of White	LAVE		255	300	-	cd/m <sup>2</sup>	(4), (6),(7)	
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.617		-		
	Neu	Ry	Viewing Normal Angle		0.335		-		
	Green	Gx	_ viewing recinical, angle		0.325		-	(1),(7)	
Color		Gy		Тур –	0.573	Typ +	-		
Chromaticity	Blue	Bx		0.03	0.161	0.03	-		
Chromaticity		Ву			0.070		-		
	\ <b>\/</b> \bito	Wx			0.313		-		
	White	Wy			0.329		-		
	Horizontal	$\theta_{x}$ +		40	45	-			
Viouina Anala	Honzoniai	θ <sub>x</sub> -	OD: 40	40	45	-	Dog	(1),(5),	
Viewing Angle	Vertical	$\theta_{Y}$ +	CR≥10	15	20	-	Deg.	(7)	
	Vertical	θ <sub>Y</sub> -		40	45	-			
Mhita Mariatian		δW <sub>5p</sub>	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	80	-	-	%	(5),(6) , (7)	
White Variation		δW13p	θx=0°, θY =0°	65	-	-	%	(5),(6) , (7)	

Version 2.0 28 May 2014 **20 / 44** 



#### Note (1) Definition of Viewing Angle ( $\theta x$ , $\theta y$ ):



#### Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

#### Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of gray level 63 at 5 points


$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)



#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




#### Note (6) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$ 

 $\delta W_{13p}$  = {Minimum [L (1) ~ L (13)] / Minimum [L (1) ~ L (13)]} \*100%



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 2.0 28 May 2014 22 / 44



### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	( ) ( )
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, $\pm 8$ KV Condition 2 : Air Discharge, $\pm 15$ KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.

Note (2) Evaluation should be tested after storage at room temperature for more than two hour

Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140HGE-EA1
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.
- (c) Serial ID: XXXXXXXXYMDXNNNN



- (d) Production Location: MADE IN XXXX.
- (e) UL logo: "XXXX" especially stands for panel manufactured by INX satisfying UL requirement. Serial ID includes the information as below:
- (a) Manufactured Date: Year: 1~9, for 2011~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product



### 7.2 CARTON




Figure. 7-1 Packing method



### 7.3 PALLET




Figure. 7-2 Packing method



### 7.4 UN-PACKAGING METHOD




Figure. 7-3 Un-Packing method



#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

### **8.3 OPERATION PRECAUTIONS**

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



### **Appendix. EDID DATA STRUCTURE**

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)	Fleid Name and Comments	(hex)	(binary)
0		Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7		Header	00	00000000
8	80	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	A8	10101000
11	0B	ID product code (MSB)	14	00010100
12		ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	2C	00101100
17	11	Year of manufacture (fixed year code)	17	00010111
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	95	10010101
21	15	Active area horizontal ("30.8851cm")	1F	00011111
22	16	Active area vertical ("17.3729cm")	11	00010001
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	37	00110111
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	45	01000101
27	1B	Rx=0.617	9E	10011110
28	1C	Ry=0.335	55	01010101
29	1D	Gx=0.325	53	01010011
30	1E	Gy=0.573	92	10010010
31	1F	Bx=0.161	29	00101001
32	20	By=0.07	12	00010010
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	0000001
41	29	Standard timing ID # 2	01	0000001

Version 2.0 28 May 2014 29 / 44



			1	T
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	0000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	0000001
54	36	Detailed timing description # 1 Pixel clock ("136.62MHz")	5E	01011110
55	37	# 1 Pixel clock (hex LSB first)	35	00110101
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("150")	96	10010110
58	3A	# 1 H active : H blank	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("20")	14	00010100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("44")	2C	00101100
63	3F	# 1 H sync pulse width ("28")	1C	00011100
64	40	# 1 V sync offset : V sync pulse width ("2 : 4")	24	00100100
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("308 mm")	34	00110100
67	43	# 1 V image size ("173 mm")	AD	10101101
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 ASCII string Model name	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 Character of Model name ("N")	4E	01001110
78	4E	# 2 Character of Model name ("1")	31	00110001
79	4F	# 2 Character of Model name ("4")	34	00110100
80	50	# 2 Character of Model name ("0")	30	00110000
81	51	# 2 Character of Model name ("H")	48	01001000
82	52	# 2 Character of Model name ("G")	47	01000111
83	53	# 2 Character of Model name ("E")	45	01000101
84	54	# 2 Character of Model name ("-")	2D	00101101
85	55	# 2 Character of Model name ("E")	45	01000101
86	56	# 2 Character of Model name ("A")	41	01000001
87	57	# 2 Character of Model name ("1")	31	00110001
88	58	# 2 New line character indicates end of ASCII string	0A	00001010

Version 2.0 28 May 2014 **30 / 44** 





89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3		00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor		11111110
94	5E	# 3 Flag		00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("4")	34	00110100
116	74	# 4 Character of Model name ("0")	30	00110000
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("G")	47	01000111
119	77	# 4 Character of Model name ("E")	45	01000101
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("E")	45	01000101
122	7A	# 4 Character of Model name ("A")	41	01000001
123	7B	# 4 Character of Model name ("1")	31	00110001
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	1F	00011111






### **Appendix. OUTLINE DRAWING**







Version 2.0 28 May 2014 32 / 44









DRIVER IC, COF/FPC, TCON, AND VR LOCATIONS SEE NOTES FOR EXPLANATION

- NOTES:

  1. LCD MODULE INPUT CONNECTOR: I-PEX 20455-030E-12.

  2. IN DEBER TO AVOID ABNORMAL DISPLAY, PODLING AND WHITE SPOT,
  NO DYEALPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR
  FOREIGN OBJECTS DYER FPC/CDF, T-CDN AND VR LOCATIONS.

  3. LVDS/EPD CONNECTOR IS MEASURED AT PINI AND ITS MATING LINE.


  4. MODULE FLATNESS SPEC 2.0 MM MAX. (SPEC. WILL BE MODIFIED AFTER DYT CHECK).

  5. ( )\* MARKS THE REFERENCE DIMENSION.

Version 2.0 28 May 2014 33 / 44




### **Appendix. SYSTEM COVER DESIGN NOTICE**




Version 2.0 28 May 2014 34 / 44






Version 2.0 28 May 2014 35 / 44





Version 2.0 28 May 2014 36 / 44






Version 2.0 28 May 2014 **37 / 44** 



Definition To prevent panel crack during system front-cover assembly process with hook not recommended to press panel or any location that related directly to the panel					
12	Assembly SOP examination for system front-cover with Double tape design				
	Assembly Force System front-cover  Double tape System rear-cover				
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.				
13	System front-cover assembly reference with Double tape design				
	System from-cover assembly reference with Double tape design				
	Double tape    System   front-cover				
Definition	Double tape  System front-cover  Height difference ≤ 0.05 mm  System rear-cover wall				

Version 2.0 28 May 2014 38 / 44





For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.

Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").


Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk feasibility for your reference.



### Appendix. LCD MODULE HANDLING MANUAL

Purpose  This SOP is prepared to prevent panel dysfunction possibility the incorrect handling procedure.  Purpose  This manual provides guide in unpacking and handling steps.  Any person which may contact / related with panel, should follow guide so in this manual to prevent panel loss.				
1.	Unpacking	10 Miles	COMP CONTRACTOR OF THE CONTRAC	
		Open carton	Remove EPE Cushion	
Oper	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion	
2.	Panel Lifting	Account.		







### Do :

- Handle with both hands.
- Handle panel at left and right edge.



### Don't:

- Lifting with one hand.



Handle at PCBA side.



### Don't:

- Stack panels.



- Press panel.



### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel








### Don't:

 Paste any material unto white reflector sheet



### Don't:

 Pull / Push white reflector sheet



### Don't:

Hold at panel corner.



### Don't:

- Twist panel.





### Do:

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.



### Do:

 Remove panel protector film starts from side tape.



### Don't:

 Remove panel protector film from film corner directly before side tape is removed.

