Doc. version: 1.0
Total pages: 60
Date: 2007/11/19

Product Specification

3.0″ COLOR TFT-LCD MODULE

MODEL NAME: A030DN01 V0

< ◆ > Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change without prior notice.

Record of Revision

Version	Revise Date	Page	Content
0.0	2006/01/26		First draft
0.1	2007/02/06	9	Modify absolute maximum ratings Symbol
		13~25	Modify input timing format mark
0.2	2007/02/06	9	Modify maximum ratings ”storage temperature”
0.3	2007/02/09	45	Note7 fig
0.4	2007/03/15	10	Revise VDDIO voltage form 1.8v to 2.5v
0.5	2007/04/20	44	Viewing angle values(U/D/L/R)
0.6	2007/05/24	10	Specify electrical characteristics
0.7	2007/07/30	24	Update YUV 720 and YUV 640 timing table
		32	Modify Register description R4
		53~59	Add LCD serial command setting during power on
0.8	2007/08/02	48	Add some additional marks on the drawing.
0.9	2007/10/17	44	Renew the contrast value to 300:1
1.0	2007/11/19	48	Renew the drawing -- describe the non-bending area of FPC next to the bezel.

Contents

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution（dot）	960(W) x 240(H)	
2	Active area（mm）	60 x 45	
3	Screen size（inch）	2.95 (Diagonal)	
4	Dot pitch（um）	62.5x187.5	
5	Color configuration	R, G, B delta	
6	Overall dimension（mm）	70.2 x 51.4 x 2.65	Note 1
7	Weight（g）	T.B.D	
8	Panel surface treatment	Hard Coating	

Note 1: Refer to F. Outline Dimension

B. Electrical specifications

1. Pin assignment

Pin no	Symbol	I/O	I/O Structure	Description	Remark
1	VCOM	I	-	Panel common voltage	
2	CS	I	Type 4	Serial command enable	
3	SDA	I	Type 2	Serial command data input	
4	SCL	I	Type 3	Serial command clock input	
5	HSYNC	I	Type 1	Horizontal sync input	
6	VSYNC	I	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	I	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1	Data input	
15	D0	I	Type 1	Data input; LSB	
16	GND	P	-	Ground for digital circuit	
17	VDD	P	-	System power	3.0V~3.6V
18	VDDIO	P	-	Power for digital interface	2.5V~3.6V
19	DVDD	C	-	Power setting capacitor connect pin	
20	V1	C	-	Power setting capacitor connect pin	
21	V2	C	-	Power setting capacitor connect pin	
22	V3	C	-	Power setting capacitor connect pin	
23	V4	C	-	Power setting capacitor connect pin	
24	VDD2	C	-	Power setting capacitor connect pin	
25	V5	C	-	Power setting capacitor connect pin	
26	V6	C	-	Power setting capacitor connect pin	
27	VDD3	C	-	Power setting capacitor connect pin	
28	VDD5	C	-	Power setting capacitor connect pin	
29	V7	C	-	Power setting capacitor connect pin	
30	V8	C	-	Power setting capacitor connect pin	
31	VGH	C	-	Power setting capacitor connect pin	
32	VGL	C	-	Power setting capacitor connect pin	

33	AGND	P	-	Ground for analog circuit	
34	FRP	O	Type 5	Frame polarity output for VCOM	
35	COMDC	O	Type 6	VCOM DC voltage output pin	
36	VCAC	C	-	Power setting capacitor for VCOM AC	
37	DRV	O	Type 7	VLED boost transistor driving signal	
38	VLED	P	-	LED power anode	
39	FB	P	Type 8	LED power cathode	
40	VCOM	I	-	Panel common voltage	

I：Input, O：Output, C：Capacitor, P：Power, D：Dummy

Note: Definition of scanning direction, Refer to figure as below：



I/O Pin Structure:

Pull high/low resistor is **700kΩ,** (GRB and LVR_EN **100KΩ**)

















2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
Digital Interface Supply Voltage	VDDIO	GND=0	-0.3	4.5	V	
TFT-LCD Power Voltage	VGH	AGND=GND=0V	-0.3	16	V	
	VGL	AGND=GND=0V	-16	0.3	V	
Input Signal Voltage	CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7	AGND=GND=0V	-0.3	4.5	V	
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	VDD2	AGND=GND=0V	-0.3	8	V	
	VDD3	AGND=GND=0V	-0.3	16	V	
	VDD5	AGND=GND=0V	-0.3	20	V	
	V1	AGND=GND=0V	-0.3	8	V	
	V2	AGND=GND=0V	-0.3	8	V	
	V3	AGND=GND=0V	-0.3	8	V	
	V4	AGND=GND=0V	-0.3	8	V	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
	V7	AGND=GND=0V	-0.3	16	V	
	V8	AGND=GND=0V	-16	8	V	
Storage Temperature	Tstg	-	0	70	□	Ambient temperature
Operating Temperature	Topa	-	0	60	□	Ambient temperature

3. Electrical characteristics

3.1 Recommended operating conditions (GND=AGND=0V)

Item		Symbol	Min.	Typ.	Max.	Unit	Remark
Power supply		VDD	3.0	3.3	3.6	V	Note 1
		VDDIO	2.5	3.3	3.6	V	Note 2
Input Signal	H Level	V_{IH}	0.7* VDDIO	-	VDDIO	V	
	L Level	V_{IL}	GND	-	0.3* VDDIO	V	

Note 1: A build-in power on reset circuit for VDD and VDDIO is provided within the integrated LCD driver IC. The LCD module is in power save mode in default, and a standby releasing is required after VDDIO power on through serial control. Please refer to the register STB setting for detail.

Note 2: The power supply of digital interface, VDDIO, is for the 1.8V digital interface requirement in the future. These digital signals are DCLK, HSYNC, VSYNC, D7~D0, CS, SDA and SCL. If the digital interface level is 3.3V, please short the power pin VDD and VDDIO to 3.3V. In other words, no matter the voltage level of VDDIO is 1.8V or 3.3V, the voltage level of VDD needs to be kept 3.3V.

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Input Current for V_{DD}	I_{DD}	V_{DD}=3.3V		8.2	10	mA	Note 1
	$I_{DD(STANDBY)}$			0.08	0.15		Note 1
Input Current for V_{DDIO}	I_{DDIO}	V_{DDIO}=3.3V		350		uA	Note 1
	$I_{DDIO(STANDBY)}$			50			Note 1
DC-DC voltage	V_{GH}	V_{DD}=3.3V	14.5	15	15.5	V	Note 2
	V_{GL}	V_{DD}=3.3V	-10.5	-10	-9.5	V	Note 2
VCOM voltage	V_{CAC}	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	V_{CDC}	-		0.33		V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V_{CDC} could be adjusted, so as to minimize flicker and maximum contrast on each module.

3.3 Recommended Capacitance Values of External Capacitor

The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Pin name	Recommended value of capacitors (μF)	Withstanding voltage (V)
VGH	4.7 to 10	25
VGL	4.7 to 10	16
VDD5	4.7 to 10	25
VDD3	4.7 to 10	16
VDD2	4.7 to 10	10
DVDD	4.7 to 10	6.3
VCAC	4.7 to 10	10
V1, V2	2.2 to 10	10
V3, V4	2.2 to 10	10
V5, V6	2.2 to 10	16
V7, V8	2.2 to 10	16

3.4 Backlight driving conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
LED current			25		mA	
LED voltage	V_L		6.4	7	V	2 LED's
Feedback voltage	V_{FB}	-	0.6	-	V	

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, VDDIO=2.5V~VDD, AGND=GND=0V, TA=25℃)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Remark
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	
HSYNC setup time	Thst	6	-	-	ns	
HSYNC hold time	Thhd	6	-	-	ns	
Data setup time	Tdst	6	-	-	ns	
Data hold time	Tdhd	6	-	-	ns	
HSYNC width	Thsw	1	1	254	t_{DCLK}	
VSYNC width	Tvsw	1 t_{DCLK}	1 t_{DCLK}	6H		





5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	13.5	27	27.19	MHz	
HSYNC	Period		t_H	1024	1716	1728	t_{DCLK}	
	Display period		t_{hd}	960			t_{DCLK}	
	Back porch		t_{hbp}	50	70	255	t_{DCLK}	Note 1
	Front porch		t_{hfp}	14	686	718	t_{DCLK}	
	Pulse width		t_{hsw}	1	1	t_{hbp} - 1	t_{DCLK}	
VSYNC	Period	Odd	t_V	242.5	262.5	450.5	t_H	
		Even						
	Display period	Odd	t_{vd}	240			t_H	
		Even						
	Back porch	Odd	t_{vbp}	1	21	31	t_H	Note 2
		Even		1.5	21.5	31.5		
	Front porch	Odd	t_{vfp}	1.5	1.5	179.5	t_H	
		Even		1	1	179		
	Pulse width	Odd	t_{vsw}	1 t_{DCLK}	1 t_{DCLK}	6 t_H		
		Even						
	1 frame			485	525	901	t_H	

Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.

Fig.1 UPS051 Input Horizontal Timing Chart



Fig.2 UPS051 Input Horizontal Data Sequence





Fig.3 UPS051 Input Vertical Timing Chart

5.2 UPS052 timing

5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	20.54	24.535	30	MHz	
HSYNC	Period		t_H	1306	1560	1907	t_{DCLK}	
	Display period		t_{hdisp}	-	1280	-	t_{DCLK}	
	Back porch		t_{hbp}	1	241	255	t_{DCLK}	
	Front porch		t_{hfp}	25	39	372	t_{DCLK}	
	Pulse width		t_{hsw}	1	1	200	t_{DCLK}	
VSYNC	Period	Odd	t_V	242.5	262.5	450.5	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	240	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	1	21	31	t_H	
		Even		1.5	21.5	31.5		
	Front porch	Odd	t_{vfp}	1.5	1.5	179.5	t_H	
		Even		1	1	179		
	Pulse width	Odd	t_{vsw}	1	1	200	t_{DCLK}	
		Even						
	1 frame			485	525	901	t_H	

5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter			Symb	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	20.4	24.375	30	MHz	
HSYNC	Period		t_H	1306	1560	1920	t_{DCLK}	
	Display period		t_{hdisp}	-	1280	-	t_{DCLK}	
	Back porch		t_{hbp}	1	241	255	t_{DCLK}	
	Front porch		t_{hfp}	25	39	385	t_{DCLK}	
	Pulse width		t_{hsw}	1	1	200	t_{DCLK}	
VSYNC	Period	Odd	t_V	292.5	312.5	450.5	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	288	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	3	23	34	t_H	
		Even		3.5	23.5	34.5		
	Front porch	Odd	t_{vfp}	1.5	1.5	128.5	t_H	
		Even		1	1	128		
	Pulse width	Odd	t_{vsw}	1	1	200	t_{DCLK}	
		Even						
	1 frame			585	625	901	t_H	

5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	23	27	30	MHz	
HSYNC	Period		t_H	1466	1716	1907	t_{DCLK}	
	Display period		t_{hdisp}	-	1440	-	t_{DCLK}	
	Back porch		t_{hbp}	1	241	255	t_{DCLK}	
	Front porch		t_{hfp}	25	35	212	t_{DCLK}	
	Pulse width		t_{hsw}	1	1	200	t_{DCLK}	
VSYNC	Period	Odd	t_V	242.5	262.5	450.5	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	240	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	1	21	31	t_H	
		Even		1.5	21.5	31.5		
	Front porch	Odd	t_{vfp}	1.5	1.5	179.5	t_H	
		Even		1	1	179		
	Pulse width	Odd	t_{vsw}	1	1	200	t_{DCLK}	
		Even						
	1 frame			485	525	901	t_H	

5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	23	27	30	MHz	
HSYNC	Period		t_H	1466	1728	1920	t_{DCLK}	
	Display period		t_{hdisp}	-	1440	-	t_{DCLK}	
	Back porch		t_{hbp}	1	241	255	t_{DCLK}	
	Front porch		t_{hfp}	25	47	225	t_{DCLK}	
	Pulse width		t_{hsw}	1	1	200	t_{DCLK}	
VSYNC	Period	Odd	t_V	292.5	312.5	450.5	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	288	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	3	23	34	t_H	
		Even		3.5	23.5	34.5		
	Front porch	Odd	t_{vfp}	1.5	1.5	128.5	t_H	
		Even		1	1	128		
	Pulse width	Odd	t_{vsw}	1	1	200	t_{DCLK}	
		Even						
	1 frame			585	625	901	t_H	



Fig.4 UPS052 Input Horizontal Timing Chart



Fig.5 UPS052 Input Vertical Timing Chart

5.3 CCIR656 Timing



Fig.6 CCIR656 Data input format

5.3.1 CCIR656 decoding

- FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field
- <XY> encode following bits:

F=field select : F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV , H=1 at EAV ,

P3-P0=protection bits :

P3=V □ H P2=F □ H P1=F □ V P0=F □ V □ H □: represents the exclusive-OR function

- Control is provided through “End of Video” (EAV) and “Start of Video” (SAV) timing references.
- Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	**D6**	**D5**	**D4**	**D3**	**D2**	**D1**	**D0(LSB)**
1	F	V	H	P3	P2	P1	P0

5.3.2 CCIR656 NTSC



Line Number	F	V	H (EAV)	H (SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0	1	0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	H	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.3.3 CCIR656 PAL



Line Number	F	V	H (EAV)	H (SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	H	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

5.4 YUV 720 and YUV 640 timing

5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	23	27	30	MHz	
HSYNC	Period		t_H	1475	1716	1907	t_{DCLK}	
	Display period		t_{hdisp}	-	1440	-	t_{DCLK}	
	Back porch		t_{hbp}	1	240	255	t_{DCLK}	
	Front porch		t_{hfp}	34	36	212	t_{DCLK}	
	Pulse width		t_{hsw}	-	1	-	t_{DCLK}	
VSYNC	Period	Odd	t_V	-	262.5	-	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	240	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	-	21	-	t_H	
		Even		-	21.5	-		
	Front porch	Odd	t_{vfp}	-	1.5	-	t_H	
		Even		-	1	-		
	Pulse width	Odd	t_{vsw}	-	1	-	t_{DCLK}	
		Even						
	1 frame			-	525	-	t_H	

5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	23	27	30	MHz	
HSYNC	Period		t_H	1475	1728	1920	t_{DCLK}	
	Display period		t_{hdisp}	-	1440	-	t_{DCLK}	
	Back porch		t_{hbp}	1	240	255	t_{DCLK}	
	Front porch		t_{hfp}	34	48	225	t_{DCLK}	
	Pulse width		t_{hsw}	-	1	-	t_{DCLK}	
VSYNC	Period	Odd	t_V	-	312.5	-	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	288	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	-	24	-	t_H	
		Even		-	24.5	-		
	Front porch	Odd	t_{vfp}	-	0.5	-	t_H	
		Even		-	0	-		
	Pulse width	Odd	t_{vsw}	-	1	-	t_{DCLK}	
		Even						
	1 frame			-	625	-	t_H	

5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	20.65	24.535	30	MHz	
HSYNC	Period		t_H	1313	1560	1907	t_{DCLK}	
	Display period		t_{hdisp}	-	1280	-	t_{DCLK}	
	Back porch		t_{hbp}	1	240	255	t_{DCLK}	
	Front porch		t_{hfp}	32	40	372	t_{DCLK}	
	Pulse width		t_{hsw}	-	1	-	t_{DCLK}	
VSYNC	Period	Odd	t_V	-	262.5	-	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	240	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	-	21	-	t_H	
		Even		-	21.5	-		
	Front porch	Odd	t_{vfp}	-	1.5	-	t_H	
		Even		-	1	-		
	Pulse width	Odd	t_{vsw}	-	1	-	t_{DCLK}	
		Even						
	1 frame			-	525	-	t_H	

5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

Parameter			Symbol	Min.	Typ.	Max.	Unit.	Remark
DCLK Frequency			$1/t_{DCLK}$	20.5	24.375	30	MHz	
HSYNC	Period		t_H	1313	1560	1920	t_{DCLK}	
	Display period		t_{hdisp}	-	1280	-	t_{DCLK}	
	Back porch		t_{hbp}	1	240	255	t_{DCLK}	
	Front porch		t_{hfp}	32	40	385	t_{DCLK}	
	Pulse width		t_{hsw}	-	1	-	t_{DCLK}	
VSYNC	Period	Odd	t_V	-	312.5	-	t_H	
		Even						
	Display period	Odd	t_{vdisp}	-	288	-	t_H	
		Even						
	Back porch	Odd	t_{vbp}	-	24	-	t_H	
		Even		-	24.5	-		
	Front porch	Odd	t_{vfp}	-	0.5	-	t_H	
		Even		-	0	-		
	Pulse width	Odd	t_{vsw}	-	1	-	t_{DCLK}	
		Even						
	1 frame			-	625	-	t_H	

Fig.7 YUV720 Input Horizontal Timing Chart



Fig.8 YUV640 Input Horizontal Timing Chart





Fig.9 YUV Input Vertical Timing Chart

5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

$R_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$

$G_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] - 0.813*(C_{rn}-128) - 0.392*(C_{bn}-128)$

$B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*C_{bn}$

Where Y:16~235 C_r:16~240 C_b:16~240

6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t_{S0}	50	-	-	ns
Serial data input setup Time	t_{S1}	50	-	--	ns
CS input hold Time	t_{H0}	50	-	-	ns
Serial data input hold Time	t_{H1}	50	-	-	ns
SCL pulse low width	t_{W1L}	50	-	-	ns
SCL pulse high width	t_{W1H}	50	-	-	ns
CS pulse high width	t_{W2}	400	-	-	ns

6.1 Timing chart



1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
3. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
6. Serial block operates with the SCL clock.
7. Serial data can be accepted in the standby (power save) mode.

6.2 The configuration of serial data at SDA terminal is at below

MSB LSB

A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W	Address						DATA							

R/W: Establishes the Read mode when set to ‘1’, and the Write mode when set to ‘0’.

Write Mode:



6.3 Register table

No.	Register address								MSB	Register data (default setting)						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)	x	x	VCAC (0)	VCOM_AC (011)		
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0	VCOM_DC (21h)					
R3	0	0	0	0	0	0	1	1	Brightness (40h)							
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)	SEL (00)		NTSC/PAL (10)		VDIR (1)	HDIR (1)
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	PFM_DUTY (011)			SHDB2 (1)	SHDB1 (1)	STB (0)
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)	LED_Current (00)		VBLK (15h)				
R7	0	0	0	0	0	1	1	1	HBLK(46h)							
R8	0	0	0	0	1	0	0	0	BL_DRV (00)		x	x	x	0	0	0
R12	0	0	0	0	1	1	0	0	PAIR (00)		x	CbCr (0)	x	Vdpol (1)	Hdpol (1)	DCLKpol (0)
R13	0	0	0	0	1	1	0	1	CONTRAST_B (40h)							
R14	0	0	0	0	1	1	0	1	x	SUB-CONTRAST_R (40h)						
R15	0	0	0	0	1	1	1	1	x	SUB-BRIGHTNESS_R (40h)						
R16	0	0	0	1	0	0	0	0	x	SUB-CONTRAST_B (40h)						
R17	0	0	0	1	0	0	0	1	x	SUB-BRIGHTNESS_B (40h)						
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111)				LED_ON_RATIO (1111)			
R22	0	0	0	1	0	1	1	0	x	X	x	x	x	GAMMA2.2 (1)	x	x
R23	0	0	0	1	0	1	1	1	x	GMA_V16 (101)			x	GMA_V8 (100)		
R24	0	0	0	1	1	0	0	0	x	GMA_V50 (101)			x	GMA_V32 (100)		
R25	0	0	0	1	1	0	0	1	x	GMA_V96 (100)			x	GMA_V72 (011)		
R26	0	0	0	1	1	0	1	0	x	GMA_V120 (101)			x	GMA_V110 (100)		
R85	1	0	0	1	0	1	0	1	0	INV_SEL (1)	0	0	x	x	x	0
R90	1	0	0	1	1	0	1	0	x	x	x	x	x	x	REV_G (0)	x

Note: 1. “x” => please set to ‘0’.

6.4 Register description

R0:

No.	Register address								Register data							
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	x	x	VCAC(0)	VCOM_AC(011)		

VCOM_AC: Common voltage AC level selection (deviation ±0.1V)

VCOM_AC			VCAC	Voltage (V)
D2	D1	D0	D3	
0	0	0	0	3.6
0	0	0	1	3.7
0	0	1	0	3.8
0	0	1	1	3.9
0	1	0	0	4.0
0	1	0	1	4.1
0	1	1	0	4.2(Default)
0	1	1	1	4.3
1	0	0	0	4.4
1	0	0	1	4.5
1	0	1	0	4.6
1	0	1	1	4.7
1	1	X	X	4.8



CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'								CbCr(R12[4])='1'							
Y_CbCr='0' (Default)	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	Y3	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3
Y_CbCr='1'	Y0	Cb0	Y1	Cr0	Y2	Cb2	Y3	Cr2	Y0	Cr0	Y1	Cb0	Y2	Cr2	Y3	Cb2

R1:

No	Register address								MSB		Register data					LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	x	VCOM_DC (21h)					

VCOM_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.24
:	:
21h(Default)	0.90(Default)
:	:
3Fh	1.5



VCDCE: VCOM_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

R3:

No.	Register address								MSB			Register data				LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R3	0	0	0	0	0	0	1	1	Brightness (40h)							

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)

R4:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL(00)		NTSC/PAL(10)		VDIR(1)	HDIR(1)

HDIR: Horizontal scan direction setting

HDIR	Function
0	Right to left scan
1	Left to right scan (Default)

VDIR: Vertical scan direction setting

VDIR	Function
0	Down to up scan
1	Up to down scan (Default)

NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC/PAL		Mode
D3	D2	
0	0	PAL
0	1	NTSC
1	X	Auto detection (Default)

SEL: Input data timing format selection

CCIR601	YUV	SEL		INPUT TIMING FORMAT
		D5	D4	
0	0	0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	X	UPS052 360 × 240
0	1	1	0	CCIR656
1	1	0	X	YUV 640(*)
1	1	1	0	YUV 720(*)

(*)Please refer to YUV640/YUV720 horizontal timing spec for detailed description.

YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input (Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to ASIC,it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function
0	Normal display (Default)
1	Narrow Display

Narrow=0

Narrow=1

R5:

No	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM_DUTY(011)			SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function
0	Standby mode (Default)
1	Normal operation

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM_DUTY: PFM duty cycle selection for back light power converter

PFM_DUTY			Function
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1	1	70%(Default)
1	0	0	75%
1	0	1	80%
1	1	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

DRV_FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128

R6:

No	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Current(00)		VBLK(15h)				

VBLK: Vertical blanking setting

UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	H (line)
15h	21(Default)	
1Fh	31	

CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
00h	0	H (line)
16h	22(Default)	
1Fh	31	

UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	H (line)
15h	24(Default)	
1Fh	34	

Note: V-blanking must be adjusted based on the input data.

LED_CURRENT: adjust LED current

DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)

R6 & R7:

No	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Current(00)		VBLK(15h)				
R7	0	0	0	0	0	1	1	1	HBLK(46h)							

HBLK_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
x	32h	50	DCLK(*)	UPS051
x	46h	70(Default)		
x	FFh	255		
x	x	241(fixed)	DCLK(*)	UPS052
0	xxh	240(fixed)	DCLK(*)	YUV640, YUV720
1	00h ~ FFh	0 ~ 255	DCLK(*)	

*The frequency of DCLK is different under different input timing.



R8:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		x	x	x	x	x	x

BL_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
0	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability

R12:

No.	Register address								MSB			Register data				LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R12	0	0	0	0	1	1	0	0	PAIR(00)		x	CbCr(0)	x	Vdpol(1)	Hdpol(1)	DCLKpol(0)

DCLKpol: DCLK polarity selection

DCLKpol	Function
0	Positive polarity (Default)
1	Negative polarity

HDpol: HSYNC polarity selection

HDpol	Function
0	Positive polarity
1	Negative polarity (Default)

VDpol: VSYNC polarity selection

VDpol	Function
0	Positive polarity
1	Negative polarity (Default)

HDpol=1, VDpol=1, DCLKpol=0



HDpol=0, VDpol=0, DCLKpol=1



CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)



PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (*)

PAIR		VBLK	Unit
D7	D6	ODD/EVEN	
x	0	21/21(Default)	H (line)
x	1	21/20	

CCIR656/YUV640/YUV720 NTSC/PAL (**)

PAIR		VBLK	Unit
D7	D6	ODD/EVEN	
0	0	22/22	H (line)
0	1	22/23	
1	0	23/22	
1	1	23/23	

(*)The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

(**) The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).

Note: V-blanking must be adjusted based on the input data.

For example:



	PAIR=0		PAIR=1	
Field \ Line	START	END	START	END
ODD	22	261	22	261
EVEN	285	524	284	523

This table is based on VBLK=21.

R13:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R13	0	0	0	0	1	1	0	1	CONTRAST_B(40h)							

CONTRAST_B: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain
00h	0
40h	1(Default)
FFh	3.984

R14~R17:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R14	0	0	0	0	1	1	0	1	x	SUB-CONTRAST_R(40h)						
R16	0	0	0	1	0	0	0	0	X	SUB-CONTRAST_B(40h)						

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R15	0	0	0	0	1	1	1	1	X	SUB-BRIGHTNESS_R(40h)						
R17	0	0	0	1	0	0	0	1	X	SUB-BRIGHTNESS_B(40h)						

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)

R21:

No.	Register address								MSB Register data							LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R21	0	0	0	1	0	1	0	1	LED_ON_CYCLE (0111)				LED_ON_RATIO (1111)			

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.

LED_ON_RATIO				Value
D3	D2	D1	D0	
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED_ON_CYCLE : Set the cycle of enable signal , and we can use it to adjust brightness of the LEDs.

LED_ON_CYCLE				Value
D7	D6	D5	D4	
0	0	0	0	1
0	0	0	1	2
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0	1	6
0	1	1	0	7
0	1	1	1	8(Default)
1	0	0	0	9
1	0	0	1	10
1	0	1	0	11
1	0	1	1	12
1	1	0	0	13
1	1	0	1	14
1	1	1	0	15
1	1	1	1	16



$16 * LED\_ON\_CYCLE = LED\_ON\_CYCLE * (LED\_ON\_RATIO * 16) + LED\_ON\_CYCLE * (16 - LED\_ON\_RATIO * 16)$

(Cycle) **(Enable)** **(Disable)** Unit : HSYNC

for example:
LED_ON_RATIO is **"1001"**, and LED_ON_CYCLE is **"0111"**, then:
Cycle = 16 * **8** = 128(HSYNC)
Enable = **8** * ((**10**/**16**) * 16) = 80(HSYNC)
Disable = **8** * (16-(**10**/**16**) * 16) = 48(HSYNC) ➔62.5% on

R22:

No.	Register address								MSB Register data							LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R22	0	0	0	1	0	1	1	0	x	x	x	x	x	GAMMA2.2(1)	x	x

GAMMA2.2: Select auto or manual gamma setting

GAMMA2.2	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to gamma2.2 (Default).

R23 ~ R26:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R23	0	0	0	1	0	1	1	1	x	GMA_V16 (101)			x	GMA_V8 (100)		
R24	0	0	0	1	1	0	0	0	x	GMA_V50 (101)			x	GMA_V32 (100)		
R25	0	0	0	1	1	0	0	1	x	GMA_V96 (100)			x	GMA_V72 (011)		
R26	0	0	0	1	1	0	1	0	x	GMA_V120 (101)			x	GMA_V110 (100)		

8 adjustable points



R85:

No.	Register address								MSB	Register data						LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R85	1	0	0	1	0	1	0	1	0	INV_SEL (1)	0	0	x	x	x	0

INV_SEL: Inversion selection

INV_SEL	Description
0	Line inversion
1	Column inversion (Default).

R90:

No.	Register address								MSB Register data							LSB
	A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R90	1	0	0	1	1	0	1	0	x	x	x	x	x	x	REV_G (0)	x

REV_G: Reversion gate output sequence of driver IC

REV_G	Description
0	Gate output sequence: Odd frame: G1→G2→G3→G4, even frame: G1→G2→G3→G4 (Default).
1	Gate output sequence: 4N+1 frame / 4N+2 frame: G1→G2→G3→G4, 4N+3 frame / 4N+4 frame: G2→G1→G4→G3 (N=0,1,2,3,.....).

C. Optical specification (Note 1,Note 2, Note 3)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit	Remark
Response time							
Rise	Tr	θ =0°	-	15	25	ms	Note 4
Fall	Tf		-	20	30	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle							
Top		CR≧10	35	45	-	deg.	Note 7
Bottom			50	60	-		
Left			45	55	-		
Right			45	55	-		
Brightness *	Y_L	θ =0°	200	250	-	cd/m^2	Note 8
White chromaticity	x	θ =0°	(0.26)	(0.31)	(0.36)		
	y	θ =0°	(0.28)	(0.33)	(0.38)		

Note 1. Ambient temperature =25℃.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from “black” to “white”(falling time) and from “white” to “black”(rising time), respectively.



The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.

Note 5. Definition of contrast ratio:
Contrast ratio is calculated with the following formula.

$$\text{Contrast ratio (CR)} = \frac{\text{Photo detector output when LCD is at “White” state}}{\text{Photo detector output when LCD is at “Black” state}}$$

Note 6. White $Vi=V_{i50} \mp 1.5V$
Black $Vi=V_{i50} \pm 2.0V$
“±” Means that the analog input signal swings in phase with COM signal.
“$\mp$” Means that the analog input signal swings out of phase with COM signal.
V_{i50} : The analog input voltage when transmission is 50%
The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle:
Refer to figure as below.



Note 8. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened with driving current under 25mA.

Note 9. Color Filter Arrangement



D. Reliability test items

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70℃ 240Hrs	
2	Low temperature storage	Ta= 0℃ 240Hrs	
3	High temperature operation	Ta= 60℃ 240Hrs	
4	Low temperature operation	Ta= 0℃ 240Hrs	
5	High temperature and high humidity	Ta= 60℃. 90% RH 240Hrs	Operation
6	Heat shock	0℃~60℃/50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	±200V,200pF(0Ω), once for each terminal	Non-operation
8	Vibration	Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration: $0.015G^2$/Hz from 5~200Hz –6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	
12	Glass Strength	Ref to next page	

Note: Ta: Ambient temperature.

E. Packing form



F. Outline dimension



NOTES:
1. Gerneral tolerance ±0.3 .
2. The bending radius of FPC should be larger than 0.6 .
3. * The thickness of solder area .

G. Application note

1. Application circuit

1.1 With internal LED driver circuit



Note1: Use internal LED driver must set R5[1](SHDB1)= ”1”.

1.2 With external LED driver circuit



Note3: Use external LED driver must set R5[1](SHDB1)= ”0”.

2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

2.1 Power on (Standby Disabling)

After VDD/VDDIO power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD/VDDIO power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.



Fig.10 Power on sequence

3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.



Fig.11 Power off sequence

3. Recommended power on/off serial command settings

Since the LCD driver default is in standby mode, so setting register R5: STB to '1' to disable standby mode is required for normal operation. The standby mode disabling method must follow Fig.12 sequence during power on. Furthermore, the three times other register setting must be same.

Fig. 12 LCD serial command setting during power on



Note 1: Under different input timing, the register R0 and R4 are required setting. Please reference next section.

3.1 UPS051

POWER ON



POWER OFF



3.2 UPS052 320 mode

POWER ON



POWER OFF



3.3 UPS052 360 mode

POWER ON



POWER OFF



3.4 CCIR656

POWER ON



POWER OFF



3.5 YUV 720

POWER ON



POWER OFF



3.6 YUV 640

POWER ON



POWER OFF



4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below: