

- () Preliminary Specifications(V) Final Specifications

Module 11.6"(11.58") HD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B116XAK01.1 (HW:3A)		
Note (🗭)	oTP Lite Display		

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	subject to change

Approved by	Date				
<u>Marcus Yen</u>	<u>2018/09/06</u>				
Prepared by	Date				
<u>Doremi Fang</u>	<u>2018/09/06</u>				
AU Optronics corporation					



Contents

1.	. Handling Precautions	
2.	. General Description	5
	2.1 General Specification	5
	2.2 General Touch Specification	7
	2.3 Optical Characteristics	8
3.	. Functional Block Diagram	13
4.	. Absolute Maximum Ratings	14
	4.1 Absolute Ratings of TFT LCD Module	14
	4.2 Absolute Ratings of Touch Sensor Module	14
	4.3 Absolute Ratings of Environment	14
5.	. Electrical Characteristics	15
	5.1 TFT LCD Module	15
	5.2 Backlight Unit	18
	5.3 Touch Sensor Module	19
6.	. Signal Interface Characteristic	20
	6.1 Pixel Format Image	20
	6.2 Integration Interface Requirement	21
	6.3 Interface Timing	23
	6.4 Power ON/OFF Sequence	25
7.	. Panel Reliability Test	28
	7.1 Vibration Test	28
	7.2 Shock Test	28
	7.3 Reliability Test	28
8.	. Mechanical Characteristics	
	8.1 Total Solution Outline Dimension	29
9.	. Shipping and Package	31
	9.1 Shipping Label Format	31
	9.2 Shipping Package of Palletizing Sequence	
10	0. Appendix:	
	10.1 FDID Description	32

2 of 34



Record of Revision

Version and I	sion and Date Page Old description		Old description	New Description	Remark
0.1 2018/04	4/10	All	First Edition for Customer		
0.2 2018/0	7/04	15	PDD=0.9max@mosaic PDD=0.9typ@mosaic&1.12max@FIDD= 340max IDD= 373max		
1.0 2018/08/07 All		7	TP F/W Ver = 56.04	TP F/W Ver = 56.06	
		All		Final Spec	
1.1 2018/09	9/06	24		Drawing updated	



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



2. General Description

B116XAK01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP (Embedded DisplayPort) interface compatible.

B116XAK01.1 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	294.09 (11.58W")				
Active Area	[mm]	256.125(H)	x 144(V)			
Pixels H x V		1366x3(RG	B) x 768			
Pixel Pitch	[mm]	0.1875 x 0.	1875			
Pixel Format		R.G.B. Ver	tical Strip	e		
Display Mode		Normally B	lack (AH\	/A)		
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m ²]	220 typ. (5 points average) 187 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		800 typ				
Response Time	[ms]	27 typ / 35	Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	2.6 max (Include Logic and Blu power) mosaic LCD only				
Weight	[Grams]	200 g max (Total Solution) ¹				
			Min.	Тур.	Max.	
Physical Size	[mm]	Length Width	277.5 167.52	278.0 168.02	278.5 168.52	

¹ Total solution max weight includes touch sensor and FPCA.



		Thickness	-	-	3.0 (Panel Side) 3.2 (PCBA Side)		
			Min.	Тур.	Max.		
		Length	277.5	278.0	278.5		
Total solution [Note: Touch module]	[mm]	Width	167.52	168.02	168.52		
		Thickness	-	-	3.0 (Panel Side) 3.2 (PCBA Side)		
Electrical Interface 1 Lane eDF)P 1.2			
Glass Thickness	[mm]	0.4					
Surface Treatment		Glare					
Support Color		262K colors	s (RGB 6	5-bit)			
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Com	pliance				



2.2 General Touch Specification

Item	Spec	Unit
Type of Touch Sensor	Projective Capacitive	
Panel Size	11.6"	
Outline Dimension	278.5 * 168.52 max	mm
	(Panel only)	
Total Thickness	3.2 max (Panel only)	mm
Total Weight	200 max (Panel only)	g
TP View Area	NA	mm
TP Active Area	258.55 X 146.4 typ	mm
Interface	12C	
Report Rate	Follow Chrome	Hz
Multi-Touch Point	10 points	
Input method	Finger	
Touch panel sensor IC	Elan (eKTH5012AY)	
Channel	56 x 32	
Distance between 2 point	Follow Chrome	mm
Surface hardness	3 (Note 1)	Н
Surface treatment	Glare	
TP F/W version	56.06	
Support OS	Chrome	

Note1: Polarizer Test condition: Working speed: 50cycle/min · Moves distance: 100mm/sec (Exceptions to the rubber tip of the diameter is 6mm) • Measuring Process: The Load force and the friction material are fixed on 25mm diameter cylinder tooling. Polarizer pasted on bare glass and the start to test. Inspect on the 500/1000/1500/2000 cycles.




2.3 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=25mA (Base Panel Only)			5 points average	187	220	-	cd/m2	1, 4, 5.
Viewing Angle		θR θL	Horizontal (Right) CR = 10 (Left)		85 85	-	degree	4, 9
Viewing Ai	igie	ψH ψL	Vertical (Upper) CR = 10 (Lower)		85 85	-		7, 9
Luminan Uniformi		δ5Ρ	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.6		2, 3, 4
Contrast R	Contrast Ratio				800	-		4, 6
Cross ta	lk	%				4		4, 7
Response ⁻	Гіте	TRT	Rising + Falling	-	27	35		
	Red _	Rx		0.560	0.590	0.620		
		Ry		0.320	0.350	0.380		
Color /	Green	Gx		0.302	0.332	0.362		
Chromaticity		Gy		0.544	0.574	0.604	_	
Coodinates	Blue	Вх	CIE 1931	0.126	0.156	0.186	-	4
	Diue	Ву		0.081	0.111	0.141	-	
	\\/\b!+-	Wx		0.283	0.313	0.343	-	
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	50	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2	Maximum Brightness of five points
$\delta_{W5} =$	Minimum Brightness of five points
0	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points



Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state



Product Specification

AU OPTRONICS CORPORATION


Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:


The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (rising time) and from "White" to "Black" (falling time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 11.6 inches wide Color TFT/LCD 40 Pin



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Touch Sensor Module

Item Symbol Min Max Unit C							
1.0111	Cyb01		ax	J.III	Conditions		
Touch Sensor Module	VTSP	-0.5	4	[Volt]			
Power Voltage	_			[]			
Touch Sensor Module	БОТ		,				
Reset Signal	RST	-0.5	4	[Volt]			
Touch Sensor Module	TD EN	0.5	4				
enable Signal	TP_EN	-0.5	4	[Volt]			

4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°℃)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal , for example)



5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenguency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	0.9	1.12	[Watt]	Note 1
IDD	IDD Current(RMS)	-	-	373	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: PDD(Typ)@Mosaic pattern Maximum Power, PDD(Max)@R/G/B pattern Maximum Power

IDD(Max) = PDD(Max) / VDD(Min)

Note 2: Measure Condition




Vin rising time

5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		٧		
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	150		1320	mV		

Follow as VESA display port standard V1.3



Display Port AUX_CH signal:



	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		V		
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV		

Follow as VESA display port standard V1.3

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.3



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.7	[Watt]	(Ta=25°C), Note 1
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25℃), Note 2 I _F =25 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EIN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1 : Recommend system pull up/down resistor no bigger than 10Kohm



5.3 Touch Sensor Module

5.3.1 Power Specification

Items	Symbol			Sp	ecification	Unit	Notes			
itomo		Cymbol		Min.	Тур.	Max.	Offic	140103		
Touch sensor module Power Supply	VTSP			3.15	3.3	3.6	V			
		Act	ive	-	-	400				
Touch sensor module Power Consumption	PTP	PTP	PTP	PTP Idle		-	-	100		
, , , , , , , , , , , , , , , , , , ,		Slee		-	-	0.5				
Touch Sensor Module Power ripple	VTSPrp			-	-	100	mV			
Input Voltage	RST, TP_EN		VIH	2.64		3.3	V			
par ranaga	,		VIL	0		0.66	V			



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	36	6
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
		1					ı		-			1	
		,					1						
							•						
		•			•		•					•	
		•					•						
		,			1		1		· ·				
		•			•		•		•			•	
		'			'		ı		'			'	
768 th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.


Connector Name / Designation	For Signal Connector
Manufacturer	JAE or Compatible
Type / Part Number	JAE HD1S040HA1 or compatible
Mating Housing/Part Number	JAE HD1P040MA1 or compatible

6.2.2 Pin Assignment (with Touch Sensor Pin Assignment)

PIN NO	Symbol	Function
1	NC	No Connect (Reserved for DCR)
2	H_GND	High Speed Ground
3	NC	No Connect
4	NC	No Connect
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	No connect (Reverse for TEST only)
25	NC	No connect (Reverse for TEST only)
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	No Connect (Reserved for CM)
31	TP_D-	USB Data- for Touch (NC for I2C input)
32	TP_D+	USB Data+ for Touch(NC for I2C input)
33	GND	Ground




34	VTSP	Touch panel power supply
35	VTSP	Touch panel power supply
		Reserve for Touch function enable (Low_Disable &
36	NC/TP_EN	High_Enable)
37	TP_CLK	I2C Clock for Touch (NC for USB input)
38	TP_Data	I2C Data for Touch (NC for USB input)
39	TP_I2C INT	Touch panel I2C-INT(NC for USB input)
40	TP_RST	Touch panel IC reset, Low active



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





6.3 Interface Timing

6.3.1 Timing Characteristics

For normal display, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60	-	Hz
Clock fro	Clock frequency		67	69.3	76.3	MHz
	Period	T _V	778	793	768+A	
Vertical	Active	T _{VD}	768			T_Line
Section	Blanking	T _{VB}	20	25	Α	
	Period	T _H	1416	1456	1366+B	
Horizontal	Active	T _{HD}		1366		T_{Clock}
Section	Blanking	T _{HB}	50	90	В	


Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (1366+B)*(768+A)*60<76.3MHz

B116XAK01.1 Document Version : 1.1



6.3.2 Timing diagram








Product Specification

AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



Product Specification

AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	David Inc	Limits			Notes	
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes	
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms		
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source	
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.	
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.	
Т5	link training duration	source				dependant on source link to read training protocol.	
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.	
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.	
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.	
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.	
T10	delay from end of valid video data from source to power off	source	0ms		500ms		
T11	power rail fall time, 905 to 10%	source			10ms		
T12	power off time	source	500ms				


Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- **Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- **Note 3:** The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.


B116XAK01.1 <u>Document Version : 1.1</u> 26 of 34



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.




	Min (ms)	Max (ms)
T13	0.5	10
T14	10	3020
T15	0	30 5 0
T16	0	1720
T17	10	5.
T18	0.5	10
T19	1*	37-6
T20	1*	350

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PWM Frequency

Touch Panel Power on Sequence

I2C



	Min	Max
T21	10ms	= 1
T22	1ms	2
T23	20ms	2
T24	2ms	×
T25	2ms	5
T26	100ms	2

27 of 34 B116XAK01.1 Document Version : 1.1



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 240h	
High Temperature Operation	Ta= 50℃, Dry, 240h	
Low Temperature Operation	Ta=0℃, 240h	
High Temperature Storage	Ta= 60℃, 240h	
Low Temperature Storage	Ta= -20℃, 240h	
Thermal Shock Test	Ta=-20°C (30min) ~60°C (30min), 20cycles condition.	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

28 of 34 B116XAK01.1 Document Version


8. Mechanical Characteristics

8.1 Total Solution Outline Dimension

8.1.1 Standard Front View



8.1.2 Standard Back View



Note: AUO using caliper to measure outline dimension

B116XAK01.1 <u>Document Version : 1.1</u> 30 of 34



9. Shipping and Package

9.1 Shipping Label Format



XXXXXXXXXXXXXXXXXXX

Manufactured YY/WW Model No: B116XAKØ1.1 **AU Optronics** MADE IN CHINA (\$01)

H/W: 3A F/W:0










CT: CHLWAØ1XXXXXXX

9.2 Shipping Package of Palletizing Sequence



31 of 34



10. Appendix:

10.1 EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	5C	01011100	92	
0B	hex, LSB first	11	00010001	17	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	1B	00011011	27	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	1A	00011010	26	
16	Max V image size (rounded to cm)	0E	00001110	14	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	99	10011001	153	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	85	10000101	133	
1B	Red x (Upper 8 bits)	95	10010101	149	
1C	Red y/ highER 8 bits	55	01010101	85	
1D	Green x	56	01010110	86	
1E	Green y	92	10010010	146	
1F	Blue x	28	00101000	40	
20	Blue y	22	00100010	34	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	



28	Standard timing #2	01	00000001	1	
29	Started Starting #2	01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	Otalious anning #	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F	9	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	CE	11001110	206	
37	Pixel Clock/10000 USB	1D	00011101	29	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits	EA	11101010	234	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	00	00000000	0	
3C	Vertical Blanking Lower 8bits	1A	00011010	26	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	46	01000110	70	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	00	00000000	0	
43	Vertical Image Size Lower 8bits	90	10010000	144	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	DF	11011111	223	40Hz frame
49	Pixel Clock/10,000 (MSB)	13	00010011	19	rate
4A	Horizontal Addressable Pixels, lower 8 bits	56	01010110	86	
4B	Horizontal Blanking Pixels, lower 8 bits	EA	11101010	234	
4C	H Pixels, upper nibble : H Blanking, upper nibble	50	01010000	80	
4D	Vertical Addressable Lines, lower 8 bits	00	00000000	0	
4E	Vertical Blanking Lines, lower 8 bits	1A	00011010	26	
4F	V lines, upper nibble : V blanking, upper nibble	30	00110000	48	
50	Horizontal Front Porch, lower 8 bits	30	00110000	48	
51	Horizontal Sync Pulse, lower 8 bits	20	00100000	32	
52	V Front Porch, lower nibble : V Sync Pulse, lower nibble	46	01000110	70	
53	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits	00	00000000	0	



55	Vertical Image Size in mm, lower 8 bits	90	10010000	144	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	
59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	НА	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	НВР	00	00000000	0	
61	НВ	00	00000000	0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0]
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	VS	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	10	00010000	16	
72	PWM % [7:0] @ Step 5	48	01001000	72	
73	PWM % [7:0] @ Step 10	FF	11111111	255	
74	Nits [7:0] @ Step 0	0F	00001111	15	
75	Nits [7:0] @ Step 5	3C	00111100	60	Brightness
76	Nits [7:0] @ Step 10	6E	01101110	110	Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	12	00010010	18	_
78	Backlight Power @ 60 nits =	0A	00001010	10	_
79	Backlight Power @ Step 10 =	12	00010010	18	Power
7A	Nits @ 100% PWM Duty =	6E	01101110	110	Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	64	01100100	100	