

# ITXG60L (P/N 82H5200)

30.8cm(12.1 inch)XGA(1024x768) IBM Color TFT LCD Module

**OEM Specifications** 



### 2. Contents

No.	Item
1	Cover
2	Contents
3	Revision History
4	Mechanical Characteristics Data
5	Absolute Maximum Ratings
6	Optical Characteristics
7	Color Arrangement
8	
9	Block Diagram
10	Signal Interface
11	Signal Specification
12	Inverter Connector Signal Specification
13	Lamp Characteristics
14	Interface Timing
15	Horizontal Timing
16	Vertical Timing
17	Power Requirement
18	Power On/Off Sequence
19	Product Label
20	Handling Precautions
21	Reference Drawing

### 3. Revision History

Date of Revision	Affected Pages	Reasons of Revision	



### 4. Mechanical Characteristics Data

TFT Model	TXG60L
Physical Size	278mm x 200mm x 6.8mm(Typ.)
Screen Diagonal	30.8cm(12.1")
Active Area	245.8mm(H) x 184.3mm(V)
Pixel Format	1024(x3) x 768
Pixel Pitch	0.240(per one triad) x 0.240 mm
Pixel Arrangement	R,G,B Vertical Stripe
Weight	470 grams Typ.
LCD Surface Treatment	Antigiare and Hard coat 3H
Backlight	Single cold-cathode fluorescent lamp

### 5. Absolute Maximum Ratings

### Electrical Absolute Maximum Ratings

Rating	Symbol	Value	Unit	Conditions				
Supply Voltage	VDD	-0.3 to +6.0	V	10000000				
Signal Input Voltage	VIN	TBD	V	Refer DS90CF562 (NS) Spec.				
Backlight Voltage	VBL	23	v					
CFL Discharge Current	Icfl	5	mArms	Exclude inrush current				
CFL Inrush Current	IRcfl	30	mA0-p	With Max. duration = 50 (mSec)				
CFL Driving Frequency	fCFL	30 to 70	kHz	At 25 degreeC				
Static Electricity				Operators should be grounded in handling the TFT LCD Module				



### 5. Absolute Maximum Ratings (continued)

### Environmental Absolute Maximum Ratings

Rating	Symbol	Value	Unit	Conditions		
Storage Temperature	-20 to + 60	degC	At the glass surface			
Operation Temperature	0 to +50	degC	At the glass surface			
Operation Humidity		8 to 95	%RH	Max. wet bulb temp. 29 degC No condensation		
Vibration		1	G	10 - 200 Hz, X,Y,Z (Note 1)		
Trapezoidal Shock		50	G	18 msec, +/- X,Y,Z (Note1)		
Half-sine Shock		180	G	3 msec, +/- X,Y,Z (Note1)		
Corrosive Gas		Not Acceptable				

Note 1: At testing Vibration and Shock, the fixture in holding the Module to be tested have to be hard and rigid enough so that the Module would not be twisted or bent by the fixture.




### 6. Optical Characteristics

Item	Conditions	s	pecificati	on	Unit	Notes
		Min.	Тур.	Max.		
Viewing Angle	h = 0 ,v = + 20	5				In the unit of Contrast Ratio K
	h=0 ,v=-20	20				
	h = +/-40 , $v = 0$	10			-	
	h=+/-20 ,v=0	45				
Contrast	h=0 ,v=0	60	100	ļ		In the unit of Contrast Ratio K
Response Time	Both On/Off. From/To 10% luminance To/From 90% luminance level.		30	50	msec	Ambient Temperature 25degC. At Center of LCD. $h=0  , v=0$
White Luminance	Gray Scale L= L63  h = 0 ,v = 0.  CFL Power Consumption = 1.9W	57	70		cd/m²	At Center of LCD
Laminance Uniformity	Adjacent Area	0.80				Ratio of (Ldark / Lbright) over a circular area of 10 mm diameter placed any one of 81 points of the screen.
	Screen Total	0.59				Ratio of (Ldark / Lbright) for any two of 81 measuring points of the screen
Chromaticity	Red x		0.54			+/- 0.04
	Red y		0.35			+/- 0.03
	Green x		0.31			+/- 0.03
	Green y		0.55			+/- 0.03
	Blue x		0.16			+/- 0.03
	Bhye y		0.16			+/- 0.04
White Balance	x		0.31			+/- 0.03
	у		0.36			+/- 0.03



Notes for the Optical Characteristics:




• Gray Scale Level is denoted by Lxx. (ex. L00 means all Pels are in the selected state).

#### (Uniformity Measurement)

IBM Corporation 1996

- 'Lbright' represents the Luminance of the point that is brighter than the other point to be compared.
- 'Ldark' represents the Luminance of the point that is darker than the other point to be compared.
- Measuring points are at the following.





- Chromaticity and White Balance are defined as the C.I.E. 1931 x,y coordinates at the center of LCD.
- The Measurement Equipment are as shown below table.

ltern	Measuring Equipment			
Viewing Angle	Pritchard 1980A by Photo Research Corp.			
Contrast	Pritchard 1980A by Photo Research Corp.			
Response Time	LCD-5000 by Ohtsuka Elec			
White Luminance	Pritchard 1980A by Photo Research Corp.			
Luminance Uniformity	Pritchard 1980A by Photo Research Corp.			
Chromaticity	LCD-5000 by Ohtsuka Elec			
White Balance	LCD-5000 by Ohtsuka Elec			

The measurement is to be done after 30 minutes of Power-on of BackLight.

Unless otherwise specified, the ambient conditions are as following.

Ambient Temperature :  $25 \pm 2$  (degreeC)

Ambient Humidity : 25 - 85 (%)

Atmospheric Pressure : 86 - 106 (kPa)


OEM Specifications-ITXG60L October 17, 1996

### 7. Color Arrangement

157	Even 0 TRIAD	Odd 1023TH TRIAD
LINE	R G B	R G B
	R G B	RGB
768TH LINE	R G B	RGB



### 9. Block Diagram





### 10. Signal Interface

LCD Driv	e Connector	JAE	FI-W21P-HF			
Correspond	ling Connector	JAE	FI-W21S			
Contact /	Contact / Part Number		FI-C3-1-0001			
Pin No.	Signal Name	Description				
1	RoCLKIN+	Positive LVDS differential clock input (Odd)				
2	RoCLKIN-		rential clock input (Odd)			
3	RoIN2+	Positive LVDS differ	ential data input (Odd B2 - B5)			
4	RoIN2-	Negative LVDS diffe	rential data input (Odd B2 - B5)			
5	RoIN1+	1	ential data input (Odd G1 - G5, B0 - B1)			
6	RoIN1-	1	rential data input (Odd G1 - G5, B0 - B1)			
7	RoINO+	1	ential data input (Odd R0 - R5, G0)			
8	RoINO-	Negative LVDS differential data input (Odd R0 - R5, G0)				
9	VDD	+5V Power Supply				
10	GND					
11	VDD	+5V Power Supply				
12	GND					
13	ReCLKIN+	Positive LVDS differ	ential clock input (Even)			
14	ReCLKIN-	Negative LVDS differ	rential clock input (Even)			
15	ReIN2+	Positive LVDS differe	ential data input (Even B2 - B5, HSYNC,			
		VSYNC, DSPTMG)				
1 <del>6</del>	ReIN2-	Negative LVDS differ	rential data input (Even B2 - B5, HSYNC,			
		VSYNC, DSPTMG)				
17	ReIN1+	Positive LVDS differe	ential data imput (Even G1 - G5, B0 - B1)			
18	ReIN1-	Negative LVDS differ	ential data input (Even G1 - G5, B0 - B1)			
19	ReINO+	1	antial data input (Even R0 - R5, G0)			
20	ReINO-	Negative LVDS differ	ential data input (Even R0 - R5, G0)			
21	Reserved					

Note: Input signals of odd and even clock shall be the same timing.



### 11. Signal Specification

Refer LVDS receiver Specification of DS90CF562 (National Semiconductor).

### 12. Inverter Connector Signal Specification

LCD Drive	Connector	AMP	1-1793696
Correspondi	ng Connector	AMP	1-179373-6
Pin No.	Pin No. Signal Name I		
1, 2, 3, 4	VBL		Battery Mode +8.4 or +10.8V Typ.
			AC Mode +16.0 or +20.0V Typ.
5, 6, 7, 8	VBL_RTN	VBL return	ov
9	+ BL_ON	Backlight ON	This signal is not synchronized to -DTCLK.
			When the signal is high, Backlight is Active.
			This signal is used to control the Backlight
			only.
10, 12		Reserved	No connection (Signal Reserved)
11	+ BRIGHT	Backlight Bright	This signal is not synchronized to -DTCLK
			When the signal is low, the brightness shall
			be low to reduce power consumption. This
			signal is effective for battery operation.
13	GND	Signal Ground	
14	VDIM_IN	Brightness Control	OV (Brightness Max.) to +4V (Brightness
		Input	Mir.). This signal shall be connected to
]		1	VDIM_OUT at user side connector when the
			brightness potentiometer on the inverter
			card isused.
15	VDD	+5V	
16	VDIM_OUT	Brightness Control	
		Output	

Note: Output signals from system shall be low or Hi-Z state when VDD is off.



### 13. Lamp Charcteristics

Parameter Name	Symbol	Min.	Тур.	Max.	Unit	Note
CFL Kick-off Voltage	V <sub>s</sub>	-	-	1,100	[V <sub>RMS</sub> ]	T <sub>suck</sub> =25 degC ~
		-	-	1,500	}	T <sub>ame</sub> ≈ 0 degC Ч
CFL Discharge Current	I <sub>CFL</sub>	1.5 *	-	5.0	[mA <sub>RME</sub> ]	Total operating range
		-	3.1	-		Screen 70 [cd/m²], T <sub>smb</sub> =25degC
CFL Discharge Voltage	V <sub>CFL</sub>	-	620	-	[V <sub>RMS</sub> ]	Screen 70 [cd/m², T <sub>smb</sub> =25degC
CFL Power Consumption	Pon	_	1.9	_	[W]	Screen 70 [cd/m²], T <sub>amb</sub> =25degC
CFL Discharge Frequency	F <sub>CFL</sub>	30	40	70°	[kHz]	Reference*5

#### Note

- \*1 All of characteristics listed are measured under the condition using the IBM optional inverter (IBM P/N 46H3650).
- \*2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- \*3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
- \*4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
- \*5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- \*6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.




## 14. Interface Timing defined at the LVDS Receiver Output

Basically ,interface timings should match the VESA  $\,1024$  x 768 60Hz manufacturing guideline timing.


Symbol	Signal Description	MIN.	TYP	MAX	UNIT
<b>f</b> dck	DTCLK Frequency		32.50	32.67	MHz
t <sub>ck</sub>	DTCLK cycle time		30.77		nsec
t <sub>we?</sub>	DTCLK low width	4			nsec
t <sub>weh</sub>	DTCLK high width	4			nsec
t <sub>ds</sub>	Data set up time	3			nsec
t <sub>dh</sub>	Data hold time	6			пвес
t <sub>dts</sub>	DSPTMG set up time	3	<u> </u>		nsec
<b>t</b> dth	DSPIMG hold time	6			паес
t <sub>x</sub>	X total time	576	672		t <sub>ck</sub>
t <sub>acr</sub>	X active time		512		t <sub>ck</sub>
t <sub>blox</sub>	X blank time		160		t <sub>ck</sub>
$\mathbf{H}^{\mathrm{sync}}$	H-frequency		48.36		KHz
	H-sync width	4			t <sub>ck</sub>
<b>t</b> y	Y total time		806		t <sub>x</sub>
t <sub>acy</sub>	Y active time		768		<u> </u>
V <sub>sync</sub>	Frame rate	(55)	60.00	61.00	Hz
	V-sync width	2	4		t <sub>x</sub>
V <sub>fp</sub>	V-sync front porch	1	1		<u> </u>
V <sub>bp</sub>	V-sync back porch	6	29	63	<u></u>

Note:  $\mathbf{t}_{x}$  (X total time) should be the same total time during 1 frame.

### 15. Horizontal Timing



### 16. Vertical Timing






### 17. Power Requirement

SYMBOL	PARAMETER	Min.	Тур.	Max.	Unit	CONDITION
VDD	Logic/LCD Drive Voltage	+4.75	+5.0	+5.25	V	Load Capacitance 20uF
PDD	VDD Power		1.4		w	VDD=+5.0V
PL	Lamp Power(w/o inverter)		2.8		W	
PDD+PL	Total Power(w/o inverter)		4.2		W	
VDDrp	Allowable Logic/LCD Drive Ripple Voltage			100	mVp-p	
VDDns	Allowable Logic/LCD Drive Ripple Noise			100	mVp-p	

Note: This requirements shall be met with 'All black pattern'.




### 18. Power ON/OFF sequence



### 19. Product Label

#### Serial Number Label



#### Week Code Label

YY/WW

There are two labels at the front limb of the Module Frame.

One is the Serial Number Label and the other is the Week Code Label.

The first 4 digits of the Bar code shows the Module Type ITXG60L.

The fifth digit is for the manufacturing location code.

YY and WW of the Week Code stand for the Year and the Week of the Year of manufacturing of the Module respectively.

IBM Corporation 1996


(18)


### 20. Handling Precautions

### (REFER ALSO THE FIGURES ON NEXT PAGE)

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or creak if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module. Also be sure to support the metal frame of the TFT Module (by hand, for example) just at the reverse side of the Connector so that the Module itself is not twisted nor bent. Otherwise the TFT Module may be damaged.
- 11) At and after installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bent the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.









- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by IBM for any infringements of patents or other right of the third partied which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of IBM or others.
- The information contained herein may be changed without prior notice. It is therefore advisable to contact IBM before proceeding with the design of equipment incorporating this product.

