

() Preliminary Specifications(V) Final Specifications

Module	17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B173HAN04.0 (H/W:1A)			
Note (<table-cell-rows>)</table-cell-rows>	LED Backlight with driving circuit design			

Customer	Date		Approved by	Date
			<u>Randolph.Chang</u>	<u>08/21/2018</u>
Checked & Approved by	Date		Prepared by	Date
			<u>Tina GT Lin</u>	<u>08/21/2018</u>
Note: This Specification is subject to change without notice.			NBBU Marketin AU Optronics	



Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	20
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	25
9. Shipping and Package	27
9.1 Shipping Label Format	27
9.2 Carton Package	
9.3 Shipping Package of Palletizing Sequence	
10. Appendix: EDID Description	



Record of Revision

V	Version and Date Page Old des		Old description	New Description	Remark
1.0	2018/08/21	AII	Final Edition for Customer		

B173HAN04.0 Document Version : 1.0 3 of 30



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.

B173HAN04.0 <u>Document Version : 1.0</u> 4 of 30



AU OPTRONICS CORPORATION

2. General Description

B173HAN04.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B173HAN04.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	17.3"(17.26)				
Active Area	[mm]	381.888 x 21	14.812			
Pixels H x V		1920 x 3 (RGB) x 1080				
Pixel Pitch	[mm]	0.1989 x 0.1	989			
Pixel Format		R.G.B. Vertic	cal Stripe			
Display Mode		Normally Bla	ıck			
White Luminance (ILED=24mA) (Note: ILED is LED current)	[cd/m ²]	300 typ. (5 points average) 255 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Contrast Ratio		800 typ				
Response Time	[ms]	Tr+Tf 9 typ. OD GTG 3 typ.				
Nominal Input Voltage VDD	[Volt]	+3.3V min				
Power Consumption	[Watt]	8.5W Max (with OD) (Max: inculd Logic@mosaic & BL power)				
Weight	[Grams]	600g max				
			Min.	Тур.	Max.	
Dhysical Size	[mm]	Length	389.59	389.89	390.19	
Physical Size	[mm]	Width	226.71	227.01	227.31	
		Thickness	-	-	3.5	
Electrical Interface		4 Lane 5.4G	eDP1.4			
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare, Hardness 3H				
Support Color		16.7M colors (RGB 8-bit)				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Comp	liance			

B173HAN04.0 <u>Document Version : 1.0</u>



2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance LED = 24mA (Base Panel Only)			5 points average	255	300	-	cd/m ²	1, 4, 5
\ <i>i</i> '' \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		θ _R θ _L	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	4.0
Viewing Ar	igie	ψ н ψ ∟	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	-		4, 9
Luminance Un	iformity	δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ 13P	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR		600	800	-		4, 6
Cross talk		%				4		4, 7
Response -	Response Time		Rising + Falling	-	9	-	msec	4, 8
Response -	Time	T _{G To G}			7		msec	8
Response -	Time	T _{OD G To G}			3		msec	8
	White	Wx		0.283	0.313	0.343		
	VVIIILE	Wy		0.299	0.329	0.359		
Color /	Red	Rx		0.609	0.639	0.669		
Chromaticity	Neu	Ry		0.307	0.337	0.367		
Coodinates	Green	Gx	CIE 1931	0.291	0.321	0.351		4
	Oleen	Gy		0.581	0.611	0.641		
	Blue	Bx		0.123	0.153	0.183		
	Dide	Ву		0.02	0.05	0.08		
NTSC		%		_	72	-		

B173HAN04.0 Document Version : 1.0 6 of 30




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	Maximum Brightness of five points
δ _{W5} =	Minimum Brightness of five points
2	Maximum Brightness of thirteen points
δ _{W13} =	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100$$
 (%)

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.



The gray to gray response time is defined as the following table.

Gray Level to Gray Level		Target gray level							
		LO	L63	L127	L191	L255			
	LO								
Start gray level	L63								
	L127								
	L191								
	L255				V				


T_{GTG typ} is the total average time at rising time and falling time of gray to gray.



AU OPTRONICS CORPORATION

Note 9: Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




B173HAN04.0 <u>Document Version : 1.0</u> 10 of 30



AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 40 Pin



B173HAN04.0 <u>Document Version : 1.0</u> 11 of 30



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Item Symbol		Min Max		Conditions	
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2	

4.2 Absolute Ratings of Environment


Item Symbol		Min	Max	Unit	Conditions				
Operating Temperature	TOP	0	+50	[°C]	Note 4				
Operation Humidity	HOP	5	95	[%RH]	Note 4				
Storage Temperature	TST	-20	+60	[°C]	Note 4				
Storage Humidity	HST	10	90	[%RH]	Note 4				

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



12 of 30

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 144Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.3	ı	3.6	[Volt]	
PDD	VDD Power	-	2.6	4.7	[Watt]	Note 1
IDD	IDD Current	-		1424	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	•	100	[mV] p-p	

Note 1 : PDD(typ)@ mosaic pattern Maximum Power ; PDD(Max)@ R/G/B pattern Maximum Power with OD IDD(Max)=PDD(Max) / VDD(Min)

Note 2: Measure Condition






5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

Display Port main link signal:



	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	75		1320	mV			


Follow as VESA eDP1.4 Standard

B173HAN04.0 Document Version : 1.0 14 of 30



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	270		800	V

Follow as VESA display port standard V1.3

Display Port VHPD signal:

	Display port VнРD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.3

B173HAN04.0 <u>Document Version : 1.0</u>



AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	5.9	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _F =24 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	8.5 Note 2	12.0	21.0	[Volt]	
LED Enable Input High Level	- VLED EN	3.0		3.3	[Volt]	
LED Enable Input Low Level	VLED_EIN			0.5	[Volt]	Define as
PWM Logic Input High Level		3.0		3.3	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN			0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VLED at PWM duty ratio 100%

.



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1			1920
1st Line	R GB R GB		R G B	R G B
	1	ı	,	ı
1080th Line	R G B R G B		R G B	R G B

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	eDP / 20765-040E-11A or compatible
Mating Housing/Part Number	I-PEX / 20453-040T-01 or compatible

6.2.2 Pin Assignment


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN No	Symbol	Function	
1	NC	NC	
2	H_GND	High Speed Ground	
3	Lane3_N	Comp Signal Lane3	
4	Lane3_P	True Signal Link Lane 3	
5	H_GND	High Speed Ground	
6	Lane2_N	Comp Signal Link Lane 2	
7	Lane2_P	True Signal Link Lane 2	
8	H_GND	High Speed Ground	
9	Lane1_N	Comp Signal Lane 1	
10	Lane1_P	True Signal Link Lane 1	
11	H_GND	High Speed Ground	
12	Lane0_N	Comp Signal Link Lane 0	
13	Lane0_P	True Signal Link Lane 0	
14	H_GND	High Speed Ground	
15	AUX_CH_P	True Signal Auxiliary Ch.	
16	AUX_CH_N	Comp Signal Auxiliary Ch.	
17	H_GND	High Speed Ground	
18	LCD_VCC	LCD logic and driver power	
19	LCD_VCC	LCD logic and driver power	
20	LCD_VCC	LCD logic and driver power	
21	LCD_VCC	LCD logic and driver power	
22	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)	
23	LCD GND	LCD logic and driver ground	

18 of 30



LCD GND	LCD logic and driver ground
LCD GND	LCD logic and driver ground
LCD GND	LCD logic and driver ground
HPD	HPD signale pin
BL_GND	Backlight_ground
BL_Enable	Backlight On / Off
BL PWM DIM	System PWM signal Input
NC	NC
NC	NC
BL_PWR	Backlight power (8.5V~21V)
OD_EN	OD function default off which can be enable by pull low
	LCD GND LCD GND HPD BL_GND BL_GND BL_GND BL_Enable BL PWM DIM NC NC BL_PWR BL_PWR BL_PWR BL_PWR



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.



AU OPTRONICS CORPORATION

6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 / 144Hz manufacturing guide line timing.

Parai	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	Rate	-	60	-	144	Hz
Clock fro	equency	1/ T _{Clock}	368.14	-	368.14	MHz
	Period	T _V	136	-	1838	
Vertical	Active	T _{VD}		1080		T_Line
Section	Blanking	T _{VB}	1216	-	2918	
	Period	T _H	182	-	182	
Horizontal	Active	T _{HD}		1920		T _{Clock}
Section	Blanking	Тнв	2102	-	2102	

Note 1: The above is as optimized setting

3173HAN04.0 <u>Document Version : 1.0</u> 20 of 30




AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port Panel Power Sequence Timing Parameters

Timing	Deparintion	Dond bu		Limits		Notes	
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes	
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms		
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source	
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.	
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.	
Т5	link training duration	source				dependant on source link to read training protocol.	
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.	
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.	
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.	
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.	
T10	delay from end of valid video data from source to power off	source	0ms		500ms		
T11	power rail fall time, 905 to 10%	source			10ms		
T12	power off time	source	500ms				

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

B173HAN04.0 <u>Document Version : 1.0</u> 22 of 30



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% VLED Lov	W 10%	
	T19	T20	

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	25
T16	10	2:
T17	10	-
T18	0.5	10
T19	1*	=
T20	1*	

Seamless change: T19/T20 = 5xT_{PWM}*

*T_{PWM}= 1/PWM Frequency

B173HAN04.0 Document Version : 1.0 23 of 30



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


24 of 30



AU OPTRONICS CORPORATION

8. Mechanical Characteristics


8.1 LCM Outline Dimension



3.50 Max.

B173HAN04.0 Document Version: 1.0





Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

26 of 30



AU OPTRONICS CORPORATION

9. Shipping and Package

9.1 Shipping Label Format




Manufactured MM/WW Model No: B173HAN04.0 AU Optronics F/W:1 MADE IN CHINA(S01)







9.2 Carton Package







9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	9D	10011101	157
0B	hex, LSB first	40	01000000	64
0C			00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	10	00010000	16
11	Year of manufacture	1C	00011100	28
12	EDID Structure Ver.	01	0000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	A5	10100101	165
15	Max H image size (rounded to cm)	26	00100110	38
16	Max V image size (rounded to cm)	16	00010110	22
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	96	10010110	150
1A	Blue/white low bits (Lower 2:2:2:2 bits)	75	01110101	117
1B	Red x (Upper 8 bits)	A3	10100011	163
1C	Red y/ highER 8 bits	56	01010110	86
1D	Green x	52	01010010	82
1E	Green y	9C	10011100	156
1F	Blue x	27	00100111	39
20	Blue y	0C	00001100	12
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	0000001	1
27		01	0000001	1
28	Standard timing #2	01	0000001	1
29		01	0000001	1
2A	Standard timing #3	01	0000001	1



	AS SI TROMISS SORI SI	1	1 1	I
2B		01	00000001	1
2C	Standard timing #4	01	00000001	1
2D		01	0000001	1
2E	Standard timing #5	01	0000001	1
2F		01	00000001	1
30	Standard timing #6	01	00000001	1
31		01	00000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	1
34	Standard timing #8	01	00000001	1
35		01	0000001	1
36	Pixel Clock/10000 LSB	CE	11001110	206
37	Pixel Clock/10000 USB	8F	10001111	143
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	B6	10110110	182
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112
3B	Vertical Active Lower 8bits	38	00111000	56
3C	Vertical Blanking Lower 8bits	88	10001000	136
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	30	00110000	48
3F	HorzSync.Width	20	00100000	32
40	VertSync.Offset : VertSync.Width	A5	10100101	165
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	7E	01111110	126
43	Vertical Image Size Lower 8bits	D7	11010111	215
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	CE	11001110	206
49	descriptor #2	8F	10001111	143
4A		80	10000000	128
4B		В6	10110110	182
4C		70	01110000	112
4D		38	00111000	56
4E		2E	00101110	46
4F		47	01000111	71
50		30	00110000	48
51		20	00100000	32
52		A5	10100101	165
53		00	0000000	0
54		7E	01111110	126
55		D7	11010111	215
56		10	00010000	16
57		00	0000000	0
58		00	0000000	0
59		18	00011000	24
	<u> </u>	10	00011000	<u>4</u> 7

B173HAN04.0 Document Version : 1.0 29 of 30



5A	Detailed timing/monitor	00	00000000	0
5B	descriptor #3	00	00000000	0
5C	·	00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	37	00110111	55
74	Manufacture P/N	33	00110011	51
75	Manufacture P/N	48	01001000	72
76	Manufacture P/N	41	01000001	65
77	Manufacture P/N	4E	01001110	78
78	Manufacture P/N	30	00110000	48
79	Manufacture P/N	34	00110100	52
7A	Manufacture P/N	2E	00101110	46
7B	Manufacture P/N	30	00110000	48
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7F	Checksum	CD	11001101	205

B173HAN04.0 Document Version : 1.0 30 of 30