

Do	oc. Number:
	Tentative Specification
	Preliminary Specification
	Approval Specification

MODEL NO.: N173HCE SUFFIX: E3A Rev.:C1

Customer: hp	
APPROVED BY	SIGNATURE
Name / Title Note HP P/N: L43245-JG1 HP H/W: C1	
Please return 1 copy for your consignature and comments.	firmation with your

Approved By	Checked By	Prepared By

Version 3.0 02 Jul 2018 1 / 46



CONTENTS

1. GENERAL DESCRIPTION	
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	4
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
Operating Range	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2 INTERFACE CONNECTIONS	
4.3 ELECTRICAL CHARACTERISTICS	
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 LED CONVERTER SPECIFICATION	
4.3.3 BACKLIGHT UNIT	13
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	14
4.4.1 ELECTRICAL SPECIFICATIONS	14
4.4.2 COLOR DATA INPUT ASSIGNMENT	15
4.5 DISPLAY TIMING SPECIFICATIONS	16
4.6 POWER ON/OFF SEQUENCE	17
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	
7. PACKING	
7.1 MODULE LABEL	
7.2 CARTON	
7.3PALLET	
7.4 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE Appendix. OUTLINE DRAWING	
Appendix. SYSTEM COVER DESIGN GUIDANCEAppendix. LCD MODULE HANDLING MANUAL	
Appendix. LCD MODOLE HANDLING MANUAL	42



REVISION HISTORY

Version	Date	Page	Description
3.0	Jun 2,2019	All	Approval Spec Ver.3.0 was first issued

Version 3.0 02 Jul 2018 3 / 46



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N173HCE-E3A is a 17.3" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD model and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	17.3" diagonal	-	-
Driver Element	a-si TFT active matrix	-	-
Frame Rate	60	Hz	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1989 (H) x 0.1989 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Interface	eDP 1.2		
Display Colors	16,777,216	color	-
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), High resolution Adaptable AG	-	-
Luminance, White	300	Cd/m2	-
Color Gamma	72%	NTSC	-
Power Consumption	Total 6.291 W Max. @ cell 0.85 W Max., BL 5.441 W Max.		

Note (1) The specified power consumption with converter efficiency is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas mosaic pattern is displayed

2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Module Size	Horizontal (H)	389.59	389.89	390.19	mm	
	Vertical (V) w/o PCB and Hinge	226.71	227.01	227.31	mm	(1)
	Vertical (V) with PCB	237.81	238.31	238.81	mm	(1) (2)
	Thickness (T) w/o sponge	-	3.3	3.5	mm	
Active Area	Horizontal	381.79	381.89	381.99	mm	
Active Area	Vertical	214.71	214.81	214.91	mm	
W	/eight	-	490	500	g	


Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.

Note (3) Panel thickness is measured with calipers clamping mylar or tape tightly

Version 3.0 02 Jul 2018 4 / 46





2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76

User's connector Part No: IPEX-20453-030T-03




3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Itom	Currele el	Va	Lloit	NI - 4 -		
Item	Symbol	Min.	Max.	Unit	Note	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta < 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 02 Jul 2018 6 / 46



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2 INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Complement Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Channel	
10	AUX_CH_N	Complement Signal Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	LCD logic and driver power	
13	VCCS	LCD logic and driver power	
14	NC	No connection (Reserved for LCD test)	
15	GND	LCD logic and driver ground	
16	GND	LCD logic and driver ground	
17	HPD	HPD signal pin	
18	BL_GND	Backlight ground	
19	BL_GND	Backlight ground	
20	BL_GND	Backlight ground	
21	BL_GND	Backlight ground	
22	LED_EN	Backlight on /off	
23	LED_PWM	System PWM signal input for dimming	
24	NC	No Connection (Reserved for LCD test)	
25	NC	No Connection (Reserved for LCD test)	

Version 3.0 02 Jul 2018 7 / 46



26	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
27	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
28	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
29	LED_VCCS	BL Power	(Support 5.0 ~ 21V)
30	NC	No Connection (Reserved for INNOLUX test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 3.0 02 Jul 2018 **8 / 46**



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Lloit	Nete	
		Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level		2.8	-	3.3	V	(6)
ПРО	Low Level		0	-	0.4	V	(6)
HPD Impedance		R _{HPD}	30K	-	-	ohm	(5)
Ripple Voltage		V_{RP}	-		100-	mV	(1)
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)
	Mosaic		-	230	258	mA [*]	(3)a
Dower Supply Current	Black	lcc	-	230	258	mA	(3)
Power Supply Current	solid	ICC		360	394	mA	(3)
	worse			540	606	mA	(3)
Power per EBL WG		P _{EBL}		1.94		W	(6)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: black.



Version 3.0 02 Jul 2018 9 / 46




VCCS rising time is 0.5ms



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- Note (4) The specified power are the sum of LCD panel electronics input power and the converter input power. Test conditions are as follows.
 - (a) VCCS = 3.3 V, Ta = $25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
 - (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
 - (c) Luminance: 60 nits
- Note (5) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (6) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action

Version 3.0 02 Jul 2018 10 / 46




4.3.2 LED CONVERTER SPECIFICATION

Parar	neter	C: mah al		Value		l lmit	Nete
		Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	6.0	12.0	20.0	V	
Converter Inrush Current		ILED _{RUSH}	-	-	1.5	А	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance)	R _{LED_EN}	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
Pyvivi Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R_{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	<u>-</u>	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(2)
LED Power Current LED_VCCS =Typ.		ILED		426	454	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 ± 2 °C, f_{PWM} = 200 Hz, Duty=100%.



Version 3.0 02 Jul 2018 11 / 46



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{PWM} \le (N+0.66)*f$$

 $N: Integer \ (N \ge 3)$
 $f: Frame rate$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 02 Jul 2018 12 / 46




4.3.3 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Devenuetes	Cy made al		Value		1.1	Nete
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage	VL	28.6	31.4	33.0	V	(1)(2)(Duty100%)
LED Light Bar Power Supply Current	lL		144		mA	(2)
Power Consumption	PL		4.52	4.75	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.

Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)

Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = 24 mA(Per EA) until the brightness becomes $\leq 50\%$ of its original value.

Version 3.0 02 Jul 2018 13 / 46




4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	٧	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C Aux Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 02 Jul 2018 14 / 46



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

												D	ata		nal										
	Color				Re								Gre									ue			
	T	R7	R6		R4	R3	_	R1	R0	G7	G6	G5	G4	G3		G1	G0	В7	B6	B5	B4	В3	_	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	١.	١.	١.	:	:	:	:	:	١.	:	:	:	١.	:	l :	:	:	:	:	l :	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	•	·														Ü									
Of	:	:	:	:	:	÷	:	:	:	:	:	:	:	:	:	:		:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
0.00	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale																									
Of	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Diue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Blue(255)	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	U	ı	I	l I	L			ı	I

Note (1) 0: Low Level Voltage, 1: High Level Voltage



4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh Rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.6	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	÷ _
DE	Horizontal Total Time	TH	2230	2250	2270	Тс	-
	Horizontal Active Display Period	THD	1920	1920	1920	Тс	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Тс	-

Refresh rate 40Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	101.4	101.89	102.4	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


INPUT SIGNAL TIMING DIAGRAM



Version 3.0 02 Jul 2018 16 / 46



4.6 POWER ON/OFF SEQUENCE



Version 3.0 02 Jul 2018 17 / 46



Timing Specifications

Parameter	Description	Reqd.	Va		Unit	Notes
t1	Power rail rise time, 10% to 90%	By Source	Min 0.5	Max 10	ms	_
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	_	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-

Version 3.0 02 Jul 2018 18 / 46



t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	ı	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	ı	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on. Before LCD_VCCS and LED_VCCS are ready, it is recommended to pull down the backlight control signals
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 02 Jul 2018 19 / 46



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Та	25±2	°C
Ambient Humidity	На	50±10	%RH
Supply Voltage	V _{CC}	3.3	V
Input Signal	According to typical va	alue in "3. ELECTRICAL	CHARACTERISTICS"
LED Light Bar Input Current	Ι _L	144	mA

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).


5.2 OPTICAL SPECIFICATIONS

Ite	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2), (5),(7)
Posponso Timo		T_R		- ,	14	16	ms	(2) (7)
Response Time	,	T _F		-	11	14	ms	(3),(7)
Average Lumina	ance of White	LAVE		255	300	-	cd/m ²	(4), (6),(7)
	Red	Rx	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		0.640		-	
		Ry	Viewing Normal Angle		0.330		-	
Color	Green	Gx			0.300		-	
Color		Gy		Тур –	0.600	Typ +	-	(1) (7)
Chromaticity	Blue	Вх	0.03 0.150 0.060	0.03	0.150	0.03	-	(1),(7)
		Ву			0.060		-	
	White	Wx			0.313		-	
		Wy			0.329			
	Horizontal	θ_x +		80	89	-		
Viewing Angle		θ_{x} -	CD> 40	80	89	-		(1),(5),
	\/owtiool	θ_{Y} +	CR≥10	80	89	-	Deg.	(7)
	Vertical	θ _Y -		80	89	-		
White Variation		δW_{5p}	θ _x =0°, θ _Y =0°		1.11	1.25	-	(5),(6),
		δW_{13p}	$\theta_x = 0^\circ, \ \theta_Y = 0^\circ$		1.33	1.6	1	(7)
(G sync)		GS	θ _x =0°, θ _Y =0°			-45	dB	(1),(5), (7),(9)

Version 3.0 02 Jul 2018 **20 / 46**



Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Version 3.0 02 Jul 2018 **21 / 46**



Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of White at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):


Measure the luminance of gray level 63 at 5 points / 13 points

$$\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$$

$$\delta W_{13p} = \{Minimum [L (1) \sim L (13)] / Maximum [L (1) \sim L (13)]\}*100\%$$

Version 3.0 02 Jul 2018 22 / 46





- Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.
- Note(8) G-sync describes the flicker under the 50% gray level at the lowest frame rate. The flicker defind by JEITA method.

Version 3.0 02 Jul 2018 23 / 46



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	('/(-/
High Temperature & High Humidity Operation Test	50°C, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330Ω , 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



7. PACKING

7.1 MODULE LABEL

N173HCE-E3A

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.





XXXX

HP H/ HP

PN:L43245-JG1

CT: CHRTK01K6WWXXX




(a) Model Name: N173HCE-E3A

(b) Revision: Rev. XX, for example: C1, C2 ...etc.

09XXXHYYMDLNNNN

Rev. XX



Serial ID includes the information as below:

INNOLUX Internal Use

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

(b) Revision Code: cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

(e) UL Logo: XXXX is UL factory ID.



7.2 CARTON

(1)Box Dimensions: 540(L)*380(W)*315(H)

(2)20 Module/Carton




Figure. 7-1 Packing method

7.3PALLET





Figure. 7-2 Packing method

Version 3.0 02 Jul 2018 26 / 46



7.4 UN-PACKAGING METHOD






Figure. 7-3 Un-packing method

Version 3.0 02 Jul 2018 **27 / 46**



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 3.0 02 Jul 2018 28 / 46



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte#	Byte #	Field Name and Comments	Value	Value
(decimal)	(hex)		(hex)	(binary)
0		Header	00	00000000
1		Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	111111111
6	06	Header	FF	111111111
7	07	Header	00	00000000
8	80	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	6C	01101100
11	0B	ID product code (MSB)	17	00010111
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	18	00011000
17	11	Year of manufacture (fixed year code)	1C	00011100
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("38.189cm")	26	00100110
22	16	Active area vertical ("21.481cm")	15	00010101
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, continous")	03	00000011
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	EE	11101110
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	95	10010101
27	1B -	Rx=0.64	A3	10100011
28	1C	Ry=0.33	54	01010100
29	1D	Gx=0.3	4C	01001100
30	1E .	Gy=0.6	99	10011001
31	1F	Bx=0.15	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35		Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	00000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	00000001

Version 3.0 02 Jul 2018 29 / 46



- 40				T
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3		0000001
44	2C	Standard timing ID # 4		00000001
45	2D	Standard timing ID # 4		00000001
46	2E	Standard timing ID # 5		00000001
47	2F	Standard timing ID # 5		00000001
48	30	Standard timing ID # 6		00000001
49	31	Standard timing ID # 6		00000001
50	32	Standard timing ID # 7		00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8		00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock ("152.84"MHz, According to VESA CVT Rev1.4)	B4	10110100
55	37	# 1 Pixel clock (hex LSB first)	3B	00111011
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank ("1920 : 330")	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank ("1080 : 52")		01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("10 : 5")	A5	10100101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 10 : 5")		00000000
66	42	# 1 H image size ("381 mm")		01111101
67	43	# 1 V image size ("214 mm")		11010110
68	44	# 1 H image size : V image size		00010000
69	45	# 1 H boarder ("0")		00000000
70	46	# 1 V boarder ("0")		00000000
71	47	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync		00011010
72	48	Detailed timing description # 2 Pixel clock ("101.89"MHz, According to VESA CVT Rev1.4)	CD	11001101
73	49	# 2 Pixel clock (hex LSB first)	27	00100111
74	4A	# 2 H active ("1920")	80	10000000
75	4B	# 2 H blank ("330")	4A	01001010
76	4C	# 2 H active : H blank ("1920 : 330")	71	01110001
77	4D	# 2 V active ("1080")	38	00111000
78	4E	# 2 V blank ("52")	34	00110100
79	4F	# 2 V active : V blank ("1080 : 52")	40 30	01000000
80	50	# 2 H sync offset ("48")		00110000
81	51	# 2 H sync pulse width ("32")		00100000
82	52	# 2 V sync offset : V sync pulse width ("10 : 5")		10100101
83	53	# 2 H sync offset : H sync pulse width : V sync offset : V sync width ("48 : 32 : 10 : 5")		00000000
84	54	# 2 H image size ("381 mm")	7D	01111101
85	55	# 2 V image size ("214 mm")		11010110

Version 3.0 02 Jul 2018 **30 / 46**




86	56	# 2 H image size : V image size	10	00010000
87	57	# 2 H boarder ("0")	00	00000000
88	58	# 2 V boarder ("0")	00	00000000
89	59	Non-interlaced, Normal Display, Digital separate, Positive Hsync, Negative Vsync	1A	00011010
90	5A	NA	00	00000000
91	5B	NA	00	00000000
92	5C	NA	00	00000000
93	5D	NA	00	00000000
94	5E	NA	00	00000000
95	5F	NA	. 00	00000000
96	60	NA	00	00000000
97	61	NA	00	00000000
98	62	NA	_ 00	00000000
99	63	NA	00	00000000
100	64	NA	00	00000000
101	65	NA	00	00000000
102	66	NA	00	00000000
103	67	NA	00	00000000
104	68	NA	00	00000000
105	69	NA	00	00000000
106	6A	NA	00	00000000
107	6B	NA	00	00000000
108	6C	Detailed Timing Description #4	00	00000000
109	6D	Flags C		00000000
110	6E	Reserved		00000000
111	6F	For Brightness Table and Power Consumption		00000010
112	70	Flags		00000000
113	71	PWM % [7:0] @ Step 0 = 5%		00001100
114	72	PWM % [7:0] @ Step 5 = 20%	33	00110011
115	73	PWM % [7:0] @ Step 10 = 100%	FF	11111111
116	74	Nits [7:0] @ Step 0 = 15nits	0F	00001111
117	75	Nits [7:0] @ Step 5 = 60nits	3C	00111100
118	76	Nits [7:0] @ Step 10 = 300nits	96	10010110
119	77	Panel Electronics Power @32x32 Chess Pattern =750mW	12	00010010
120	78	Backlight Power @60 nits =1069mW	1A	00011010
121	79	Backlight Power @Step 10 =5343mW	42	01000010
122	7A	Nits @ 100% PWM Duty =300nit	96	10010110
123	7B	Flags	00	00000000
124	7C	Flags	00	00000000
125	7D	Flags	00	00000000
126	7E	Extension flag	00	00000000
127	7F	Checksum	32	00110010


Version 3.0 02 Jul 2018 **31 / 46**





Appendix. OUTLINE DRAWING












Note. Dimensions measuring instruments as below,

1. Length/ Width/Thickness : Caliper

2. Height : Height gauge3. Flatness : Feeler gauge




Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 3.0 02 Jul 2018 34 / 46






Version 3.0 02 Jul 2018 35 / 46






Version 3.0 02 Jul 2018 36 / 46






Version 3.0 02 Jul 2018 37 / 46






Version 3.0 02 Jul 2018 38 / 46






Version 3.0 02 Jul 2018 39 / 46





Version 3.0 02 Jul 2018 40 / 46





collaboration design. We can help to verify and pass risk assessment for customer reference.

Version 3.0 02 Jul 2018 41 / 46



Appendix. LCD MODULE HANDLING MANUAL

PP31141341 = 3	D MODULE HANDL					
Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss. 					
1.	Unpacking					
		Open carton	Remove EPE Cushion			
			4			
Open	plastic bag	Cut Adhesive Tape	Remove EPE Cushion			
2.	Panel Lifting					



Remove PET Cover



Remove PE Foam



Handle with care (see next page)





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

3. Do and Don't

Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

Lifting with one hand.



Handle at PCBA side.




Version 3.0 02 Jul 2018 43 / 46



Don't:

Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet




Version 3.0 02 Jul 2018 44 / 46



Don't:

Hold at panel corner.



Don't:

Twist panel.



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Version 3.0 02 Jul 2018 45 / 46



Do:

 Remove panel protector film starts from pull tape



Don't:

Remove panel protector film From film another side.



Don't:

- Touch or Press PCBA Area.





Version 3.0 02 Jul 2018 46 / 46