

CUSTOMER APPROVAL SHEET

-		7
	Company Name	
	MODEL	A104SN03 V0
	CUSTOMER	Title:
	APPROVED	Name:
	APPROVAL FOR SPECIF	FICATIONS ONLY (Spec. Ver) FICATIONS AND ES SAMPLE (Spec. Ver) FICATIONS AND CS SAMPLE (Spec. Ver)
	CUSTOMER REMARK:	
AUO PM :	:	
Comr	ment:	



Version	1.5
Total pages	21
Date	2009.01.07

Product Specification

Color TFT-LCD module MODEL NAME: <u>A104SN03 V0</u>

(♠) Preliminary Specification(.....) Final Specification

Record of Revision

Version	Revise Date	Page	Content			
0.0	19/Mar/2008	All	First draft.			
0.1	31/Mar/2008	16	Update Outline dimension drawing			
0.2	14/April/2008	6	Update Backlight driving conditions			
		11	Update Optical specification			
		16	Update Outline dimension drawing			
0.3	15/April/2008	17	Add Suggestion- System block			
0.4	17/April/2008	3	Update Pin1 I/O			
		4	Update Pin38,Pin39,P59 I/O			
		4	Delete Note1			
		5	Update Absolute maximum ratings- Input signal voltage			
		5	Update Typical operating conditions -Item			
0.5	28/April/2008	5	Update Absolute maximum ratings			
		5	Update TFT-LCD Typical operating conditions			
		11	Update Optical specification			
		14	Update Packing form			
		15	Update Suggested Gamma Voltage			
0.6	5/May/2008	2	Add Total Power Consumption			
		5	Update Typical operating conditions			
		6	Update Lamp starting voltage			
		11	Update Optical specification			
0.7	16/June/2008	2	Update Weight			
		3	Modify Pin Assignment(Add SPI pins)			
		6	Update Backlight driving conditions/ Add note			
		9~14	Add SPI timing			
		15~166	Modify Power On Off Sequence			
		17	Update Optical specification			
		22	Modify outline drawing			
0.8	14/July/2008	6	Update Backlight driving conditions			

		14	Add note on Recommended Power On Register Setting			
		20	Update Packing			
0.9	29/July/2008	14	Update note on Recommended Power On Register			
1.0	12/Aug/2008	20	Update Packing form			
1.1	17/Set/2008	2	Update Overall dimension & Weight.			
		22	Update Outline dimension drawing			
1.2	06/Oct/2008	2	Update Overall dimension & Weight.			
		22	Update Outline dimension drawing			
1.3	07/Nov/2008	6	Update Lamp starting voltage			
		17	Update Response time			
1.4	17/Dec/2008	6	Update Lamp life time			
		19	Update Reliability test conditions			
		23	Delete System block			
1.5	7/Jan/2009	11	Update Serial Register table			
		12	Delete R1 setting			



Version :1.5 Page : 1 /21

A. PHYSICAL SPECIFICATIONS	
B. ELECTRICAL SPECIFICATIONS	
1.PIN ASSIGNMENT	
a. TFT-LCD panel driving section	
b. Backlight driving section (Refer to Figure 1)	4
2. ABSOLUTE MAXIMUM RATINGS	5
3. ELECTRICAL CHARACTERISTICS	5
a. TFT-LCD Typical operating conditions (AGND=GND=0V)	5
b. Backlight driving conditions	5
4. AC TIMING	6
5. RGB PARALLEL INPUT TIMING	7
a. Horizontal timing	7
b. Vertical timing	8
6. SERIAL CONTROL INTERFACE	9
7. REGISTER BANK	
8. SERIAL REGISTER TABLE(DEFAULT VALUE)	11
9. REGISTER DESCRIPTION	11
a. Power on sequence	
b. Power off sequence	
C. OPTICAL SPECIFICATION (NOTE 1, NOTE 2)	16
D. RELIABILITY TEST CONDITIONS (NOTE 2):	18
E. PACKING FORM	19
F. SUGGESTED GAMMA VOLTAGE	20
APPENDIX:	21
FIG.1-(A) OUTLINE DIMENSION OF TFT-LCD MODULE (FRONT SIDE)	21




Version :1.5 Page : 2 /21

A. Physical specifications

NO.	Item	Specification	Remark
1	Display resolution (dot)	800RGB(W)x600(H)	
2	Active area (mm)	211.2(W)x158.4(H)	
3	Screen size(inch)	10.4(Diagonal)	
4	Dot pitch (mm)	0.264(W)x0.264(H)	
5	Color configuration	R. G. B. stripe	Note 1
6	Overall dimension (mm)	228.4(W)x175.4(H)x6.2(D)	Note 2
7	Weight (g)	400±20	
8	Surface treatment	Anti-Glare	
9	Backlight unit	CCFL	
10	Total Power Consumption (Watt)	5.7 W Typ. (Include Logic and BLU power)	

Note 1: Below figure shows the dot stripe arrangement.



Note 2: Refer to Fig. 1



Version :1.5 Page : 3 /21

B. Electrical specifications

- 1.Pin assignment
 - a. TFT-LCD panel driving section

Pin no	Symbol	I/O	Description	Remark
1	AGND	G	Analog Ground	
2	AVDD	Р	Analog Power	
3	VCC	Р	Digital Power	
4	R0	I	Data input (LSB)	
5	R1	ı	Data input	
6	R2	ı	Data input	
7	R3	I	Data input	
8	R4	I	Data input	
9	R5	I	Data input	
10	R6	I	Data input	
11	R7	I	Data input (MSB)	
12	G0	ı	Data input (LSB)	
13	G1	ı	Data input	
14	G2	I	Data input	
15	G3	I	Data input	
16	G4	I	Data input	
17	G5	I	Data input	
18	G6	I	Data input	
19	G7	I	Data input (MSB)	
20	B0	I	Data input (LSB)	
21	B1	I	Data input	
22	B2	ı	Data input	
23	В3	ı	Data input	
24	B4	ı	Data input	
25	B5	I	Data input	
26	B6	ı	Data input	
27	В7	ı	Data input (MSB)	
28	DCLK	I	Clock input	
29	DE	ı	Data enable signal	
30	HSYNC	I	Horizontal sync input. (Negative polarity)	
31	VSYNC	I	Vertical sync input. (Negative polarity)	
32	SCL	I	Serial communication clock input	
33	SDA	I	Serial communication data input	
34	CSB	I	Serial communication chip select	
35	NC	-	For test, do not connect (Please leave it open)	



Version :1.5 Page : 4 /21

			3 -	
36	VCC	Р	Digital Power	
37	NC	-	For test, do not connect (Please leave it open)	
38	GND	G	Digital ground	
39	AGND	G	Analog ground	
40	AVDD	Р	Analog Power	
41	VCOMin	I	For external VCOM DC input	
42	DITH	I	Dithering setting DITH = "L" 6bit resolution(last 2 bits of input data turncated) DITH = "H" 8bit resolution(Default setting)	
43	NC	-	For test, do not connect (Please leave it open)	
44	VCOM	0	connect a capacitor	
45	V10	Р	Gamma correction voltage reference	
46	V9	Р	Gamma correction voltage reference	
47	V8	Р	Gamma correction voltage reference	
48	V7	Р	Gamma correction voltage reference	
49	V6	Р	Gamma correction voltage reference	
50	V5	Р	Gamma correction voltage reference	
51	V4	Р	Gamma correction voltage reference	
52	V3	Р	Gamma correction voltage reference	
53	V2	Р	Gamma correction voltage reference	
54	V1	Р	Gamma correction voltage reference	
55	NC	-	For test, do not connect (Please leave it open)	
56	VGH	Р	Positive power for TFT	
57	VCC	Р	Digital Power	
58	VGL	Р	Negative power for TFT	
59	GND	G	Digital Ground	
60	NC	-	For test, do not connect (Please leave it open)	

I: Input; P: Power; G: Ground; C: Capacitor

b. Backlight driving section (Refer to Figure 1)

No.	Symbol	I/O	Description	Remark
1	HI	1	Power supply for backlight unit (High voltage)	
2	GND	-	Ground for backlight unit	



Version :1.5 Page : 5 /21

2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	VCC	GND=0	-0.5	5	V	
	AVDD	AGND=0	-0.5	15	V	
Power voltage	VGH	OND 0	-0.3	42	V	
	VGL	GND=0	-20	0.3	V	
	$V_{GH} - V_{GL}$		1	40	V	
	V_{l}		-0.3	V _{CC} +0.3	V	Note 1
Input signal voltage	VCOMin		0	5	V	
Operating temperature	Тора		-10	60	$^{\circ}\!\mathbb{C}$	
Storage temperature	Tstg		-20	70	$^{\circ}\!\mathbb{C}$	

Note 1: HS, VS, DE, Digital Data

3. Electrical characteristics


a. TFT-LCD Typical operating conditions (AGND=GND=0V)

ITEM		Symbol	MIN.	TYP.	MAX.	UNIT	Remark
		VCC	3.0	3.3	3.6	V	Note3
		I _{VCC}		10	20	mA	Pin3 + Pin36+Pin57
		AVDD	10.5	11	11.5	V	Note3
Power	supply	I _{AVDD}		24	30	mA	Pin2 + Pin40
		VGH	14	15	16	V	Note3
		I _{VGH}		0.4	0.6	mA	Pin56
		VGL	-7.5	-7	-6.5	V	Note3
		I _{VGL}	-0.6	-0.4		mA	Pin58
Input	H Level	V _{IH}	0.7V _{cc}	-	V _{CC}	V	
Signal voltage	L Level	V _{IL}	GND	-	0.3V _{CC}	V	
Input Re	Input Reference Voltage		AVDD/2	-	AVDD – 1	V	
			1	-	AVDD/2	V	
VCC	Min	V_{CDC}	3.75	3.95	4.15	V	Note 1

Note1: Above every operation range is based on stable operation from suggested application circuit.

Note2: Based on recommended Gamma 2.2 voltage.

Note3: Typical current test pattern



b. Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	V_L				Vrms	-



Version :1.5 Page : 6 /21

	V _L	709	788	867	Vrms	At 6.5 mA, Note 7
	V_{L}				Vrms	-
Lamp current	IL	5.5	6.5	7.5	mArms	Note 8
Frequency	FL	45		80	kHz	Note 3
		1200			Vrms	Note 1,4,6
Lamp starting voltage	V_S	1500			Vrms	Note 2,4,6
Lamp life time		20,000			Hr	Note 5

Note 1: Ta = 25°℃.

Note 2: Ta = 0° C.

Note 3: The lamp frequency should be selected as different as possible from display horizontal synchronous signal to avoid interference.

Note 4: The "MIN" of "Starting voltage" means the minimum voltage to light normally in the LCD module, and the start up voltage should be kept at least 1 second.

Note 5: The" Lamp life time" is defined as the lamp brightness decrease to 50% original brightness at Ta=25 $^{\circ}$ C, I_L=6.5mA.

Note 6: Lamp starting voltage means you must provide voltage exceeds the value list on the table!


Note 7: Measure Machine: NF[As-114B]. Measure Mode: C.C. Measure Condition: Frequency: 46KHz, Capacity: 15pF


Note 8: Inverter type: KODA, Capacity: 15pF, Frequency: 46KHz

Note 9: In order to prevent the noise or electrical static to disturb display signal, please make sure system ground to touch metal frame well.

4. AC Timing

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Clock High time	T _{WCL}	8	-	-	ns	
Clock Low time	T _{WCH}	8	-	-	ns	
Hsync setup time	T _{HSU}	5	-	-	ns	
Hsync hold time	T _{HHD}	10	-	-	ns	
Vsync setup time	T _{VSU}	0	-	-	ns	
Vsync hold time	T _{VHD}	2	-	-	ns	
Data setup time	T _{DSU}	5	ı	-	ns	
Data hold time	T _{DHD}	10	-	-	ns	
Data enable set-up time	T _{ESU}	4	-	-	ns	
Data enable hold time	T _{EHD}	2	-	-	ns	








Version :1.5 Page : 7 /21


5. RGB Parallel Input Timing

a. Horizontal timing

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK frequency	F _{DCLK}	25	40	45	MHz	
DCLK period	T _{DCLK}	22	25	40	ns	
Hsync period (= T _{HD} + T _{HBL})	T _H	1026	1056	1183	DCLK	
Active Area	T _{HD}	-	800	-	DCLK	
Horizontal blanking (= T _{HF} + T _{HE})	T _{HBL}	226	256	383	DCLK	
Hsync front porch	T_{HF}	10	40	167	DCLK	
Delay from Hsync to 1 st data input (= T _{HW} + T _{HB})	T _{HE}		216		DCLK	
Hsync pulse width	T _{HW}	1	128	136	DCLK	
Hsync back porch	T _{HB}	80	88	215	DCLK	



Horizontal input timing (HV mode)




Horizontal input timing (DE mode)




Version :1.5 Page : 8 /21

b. Vertical timing

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Vsync period (= T _{VD} + T _{VBL})	T _V	-	628	635	Th	
Active lines	T _{VD}	ı	600	-	Th	
Vertical blanking (= T _{VF} + T _{VE})	T_{VBL}	ı	28	35	Th	
Vsync front porch	T _{VF}	-	1	8	Th	
GD start pulse delay	T _{VE}	ı	27	-	Th	
Vsync pulse width	T _{VW}	1	3	16	Th	
Hsync/Vsync phase shift	T_{VPD}	2	320	-	DCLK	



Vertical timing (HV mode)




Vertical timing (DE mode)



Version :1.5 Page : 9 /21

6. Serial Control Interface

Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
Serial data setup time	T _{IST}	120	-	-	ns	
Serial data hold time	T _{IHD}	120	-	-	ns	
CSB setup time	T _{CST}	120	-	ı	ns	
CSB hold time	T _{CHD}	120	-	i	ns	
Serial clock high/low	T _{SSW}	120	-	-	ns	
Serial clock	T _{SCK}	320	-	-	ns	
Delay from CSB to VSYNC	T _{CV}	1	-	-	us	
Chip select distinguish	T _{CD}	1	-	-	us	
Serial data output delay	T _{ID}	-	-	60	ns	CL=20pF




AC serial interface write mode timings



Version :1.5 Page : 10 /21

7. Register Bank

There is a total of 6 registers each containing several parameters. For a detailed description of the parameters refer to register table. The serial register has read/write function. D[15:12] are the register address, D[11] defines the read or write mode and D[10:0] are the data.



Serial Interface Write sequence

- 1. At power-on, the default values specified for each parameter are taken.
- 2. If less than 16-bit data are read during the CS low time period, the data is cancelled.
 - a. The write operation is cancelled.
- 3. All items are set at the falling edge of the vertical sync, except R0[1:0].
- 4. When GRB is activated through the serial interface, all registers are cleared, except the GRB value.
- 5. The register setting values are valid when VCC already goes to high and after VSYNC starts.
- 6. It is suggested that VSYNC, HSYNC, DCLK always exists in the same time. But if HSYNC, DCLK stops, only VSYNC operating, the register setting is still valid.
- 7. If the chip goes to standby mode, the register value will still keep. MCU can wake up the chip only by changing standby mode value from low to high.
- 8. The register setting values are rewritten by the influence of static electricity, a noise, etc. to unsuitable value, incorrect operating may occur. It is suggested that the SPI interface will setup as frequently as possible.



Version :1.5 Page : 11 /21

8. Serial Register table(Default Value)

Reg	1	ADDF	RESS	3	R/W						DATA					
No.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0		(01)	(0	1)	(1)	U/D (0)	SHL (1)	(1)	(0)	GRB (1)	STB (1)
R2	0	0	1	0	0	×	×	×				HD (80l				
R3	0	0	1	1	0	×	×	(0)	(0)	(0)	(0)	(0)	VDL (1000)			
R4	0	1	0	0	0	×	×	(1)	(0)	(0)	(0)	(1)		(11	11)	
R6	0	1	1	0	0	×	(0)	EnGB12 (1)	EnGB11 (1)	EnGB10 (1)	(0)	(0)	EnGB5 (1)	EnGB4 (1)	EnGB3 (1)	(0)

X: Reserved. Please set to "0".

9. Register Description

a. R0 setting

Address	Bit	Description	Default	
0000	[100]	Bits 10-9	AUO Internal Use	01
		Bits7-8	AUO Internal Use	01
		Bit6 (DITH)	Dithering function.	1
		Bit5 (U/D)	Vertical shift direction selection.	0
		Bit4 (SHL)	Horizontal shift direction selection.	1
		Bit3	AUO Internal Use.	1
		Bit2	AUO Internal Use	0
		Bit1 (GRB)	Global reset.	1
		Bit0 (STB)	Standby mode setting.	1

Bit6	DITH function
0	DITH off.
1	DITH on. (default)

Bit5	U/D function
0	Scan down; First line= Gn -> Gn-1 ->> G2 -> Last line=G0. (default)
1	Scan up; First line= G0 -> G2 ->> Gn-1 -> Last line=Gn

Bit4	SHL function
0	Shift left; First data= Y600 -> Y599 ->> Y2 -> Last data=Y1.
1	Shift right; First data= Y1 -> Y2 ->> Y599 -> Last data=Y600. (default)

Bit1	GRB function
0	The controller is reset. Reset all registers to default value.
1	Normal operation. (default)

Bit0	STB function
------	--------------



Version :1.5 Page : 12 /21

0	T-CON, source driver and DC-DCs converters are off. All outputs are set to GND.
1	Normal operation. (default)

b. R2 setting

Address	Bit	Description		Default
0010	[70]	Bit7-0(HDL)	Horizontal start pulse adjustment function	80H

Bit7-0	HDL function
00h	T _{HE} = T _{HEtyp} - 128 CLK period.
80h	T _{HE} = T _{HEtyp} . (default)
FFh	T _{HE} = T _{HEtyp} + 127 CLK period.

c. R3 setting

Address	Bit	Description		Default
0011	[80]	Bit8	AUO Internal Use	0
		Bit7	AUO Internal Use	0
		Bit6	AUO Internal Use	0
		Bit5	AUO Internal Use	0
		Bit4	AUO Internal Use	0
		Bit3-0(VDL)	Vertical start pulse adjustment function	1000

Bit3-0	VDL function
0000	$T_{VE} = T_{VEtyp} - 8$ Hs period.
0001	$T_{VE} = T_{VEtyp} - 7$ Hs period.
0010	$T_{VE} = T_{VEtyp} - 6$ Hs period.
0011	$T_{VE} = T_{VEtyp} - 5$ Hs period.
0100	$T_{VE} = T_{VEtyp} - 4$ Hs period.
0101	$T_{VE} = T_{VEtyp} - 3$ Hs period.
0110	$T_{VE} = T_{VEtyp} - 2$ Hs period.
0111	$T_{VE} = T_{VEtyp} - 1$ Hs period.
1000	$T_{VE} = T_{VEtyp.}$ (default)
1001	$T_{VE} = T_{VEtyp} - 1$ Hs period.
1010	$T_{VE} = T_{VEtyp} - 2$ Hs period.
1011	$T_{VE} = T_{VEtyp} - 3$ Hs period.
1100	$T_{VE} = T_{VEtyp} - 4$ Hs period.
1101	$T_{VE} = T_{VEtyp} - 5$ Hs period.
1110	$T_{VE} = T_{VEtyp} - 6$ Hs period.
1111	$T_{VE} = T_{VEtyp} - 7$ Hs period.

d. R6 setting

Address	Bit	Description		Default
0110	[90]	Bits9	AUO Internal Use	0



Version :1.5 Page : 13 /21

	<u> </u>	
Bits8(EnGB12)	Gamma buffer Enable for V9	1
Bits7(EnGB11)	Gamma buffer Enable for V8	1
Bits6(EnGB10)	Gamma buffer Enable for V7	1
Bits5	AUO Internal Use	0
Bits4	AUO Internal Use	0
Bits3(EnGB5)	Gamma buffer Enable for V4	1
Bits2(EnGB4)	Gamma buffer Enable for V3	1
Bits1(EnGB3)	Gamma buffer Enable for V2	1
Bits0	AUO Internal Use	0
Bits6(EnGB10) Bits5 Bits4 Bits3(EnGB5) Bits2(EnGB4) Bits1(EnGB3)	Gamma buffer Enable for V7 AUO Internal Use AUO Internal Use Gamma buffer Enable for V4 Gamma buffer Enable for V3 Gamma buffer Enable for V2	1 0 0 1 1 1 0


Bitx	EnGBx function
0	Gamma buffer for VX is disabled (High Z).
1	Gamma buffer is enabled. VX must be connected externally.

Recommended Power On Register Setting

							3									
Reg		ADDF	RESS	1	R/W						DATA					
No.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	1	0	0	1	1	0	1	0	0	1	1
R1	0	0	0	1	0	0	0	1	0	1			2	Fh		
R2	0	0	1	0	0	0	0	0	80h							
R3	0	0	1	1	0	0	0	0	0	0	0	0		10	00	
R4	0	1	0	0	0	0	0	1	1	0	0	1		11	11	
R6	0	1	1	0	0	0	0	1	1	1	0	0	1	1	1	0

Note: Start to provide SPI commend at least after 2 frame.

- 1. Send R15: 000h(Normal register bank) at first.
- 2. Wait at least after more than one frame, send R0: 4D1h(Global Reset)
- 3. After send Global Reset, start to send R0 to R6 recommend register value.






Version :1.5 Page : 14 /21

10. Power Sequence


a. Power on sequence





Version :1.5 Page : 15 /21

b. Power off sequence





Version :1.5 Page : 16 /21

C. Optical specification (Note 1, Note 2)


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time	Rise Fall	Tr Tf	θ=0°	-	30	7 33	ms ms	Note 3,5
Contrast ra	tio	CR	At optimized Viewing angle	300	500	-		Note 4, 5
Viewing angle	Top Bottom Left Right		CR≧10	40 50 65 65	50 60 75 75	- - -	deg.	Note 5, 6
Brightnes	s	Y _L	V _L = 12V	220	250	-	cd/m ²	Note 7
\\	4: -:4	Х	θ=0°	0.26	0.31	0.36		
White chroma	aticity	у	θ=0°	0.28	0.33	0.38		
Red chromat	ticity	Х	θ=0°	0.574	0.609	0.644		
Red chromaticity		у	θ=0°	0.312	0.347	0.382		Nists 7
Cusan shuamatisitu		Х	θ=0°	0.270	0.305	0.340		Note 7
Green chromaticity		у	θ=0°	0.525	0.560	0.595		
Pluo chromo	ticity	Х	θ=0°	0.106	0.141	0.176		
Blue chromaticity		у	θ=0°	0.068	0.103	0.138		

- Note 1 : Ambient temperature =25 $^{\circ}$ C, and lamp current I_L = 6.5 mArms. To be measured in the dark room. DC/AC inverter driving frequency: 58 kHz.
- Note 2 :To be measured on the center area of panel with a viewing cone of 1°by Topcon luminance meter BM-5A, after 15 minutes operation.

Note 3. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.





Version :1.5 Page : 17 /21

Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Photo detector output when LCD is at "White" state

Contrast ratio (CR)= Photo detector output when LCD is at "Black" state

Note 5. White $Vi=V_{i50} + 1.5V$

Black Vi=V_{i50} ± 2.0V


"±" means that the analog input signal swings in phase with V_{COM} signal.

" $\overline{+}$ " means that the analog input signal swings out of phase with V_{COM} signal.

V_{i50} The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 6. Definition of viewing angle, Refer to figure as below.



Note 7. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Version :1.5 Page : 18 /21

D. Reliability test conditions (Note 2):

No.	Test items	Conditions		Remark
1	High temperature storage	Ta= 80℃	240Hrs	
2	Low temperature storage	Ta= -30°C	240Hrs	
3	High temperature operation	Tp= 70°C	240Hrs	
4	Low temperature operation	Ta= -20°ℂ	240Hrs	
5	High temperature and high humidity	Tp= 50℃, 80% RH	240Hrs	Operation
6	Heat shock	-10°C~60°C / 100 cycle	es 1Hrs/cycle	Non-operation
7	Vibration	Stoke	: 10~55Hz : 1.5mm : 10 ~ 55 ~ 10Hz ion of X,Y,Z	JIS C7021, A-10 Condition A
8	Mechanical shock	100G, 6ms, ±X,±Y,±Z 3 times for each direct	tion	JIS C7021, A-7 Condition C
9	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~20 –6dB/octave from 200		IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 s	urfaces	JIS Z0202

Note1: Ta: Ambient temperature.


Note2: Tp: Panel Surface Temperature

Note3: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



Version :1.5 Page : 19 /21

E. Packing form




MAX. CAPACITY: 20MODULES

MAX. WEIGHT: 11 kg CARTON Dim.:483(L)mm*296(W)mm*355(H)mm



F. Suggested Gamma Voltage

i. Suggested Gaillilla voltage						
	Test condition					
	AVDD	11				
	∨1	10				
	V2	8.5				
	V 3	8				
	∨4 ∨5	7.57				
	V5	6.7				
	V6	4.3				
	V 7	3.43				
	∨8	3				
	V 9	2.5				



Model: A104SN03 V0

Version :1.5 Page : 20 /21



Version :1.5 Page : 21 /21

Appendix:

Fig.1-(a) Outline dimension of TFT-LCD module (Front side)

