

AU OPTRONICS CORPORATION

(V) Preliminary Specifications () Final Specifications

Module	14.0"(13.98") HD ⁺ 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140RTN02.3 (H/W:0A)
Note (🗭)	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
	<u>/2012</u>		<u>Jonken Fan</u>	10/11/2012
Checked & Approved by	Date		Prepared by	Date
			<u>Queena Lee</u>	10/11/2012
Note: This Specification is subject to change without notice.			NBBU Market AU Optronics	ting Division s corporation



AU OPTRONICS CORPORATION

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	29
9.3 Shipping Package of Palletizing Sequence	29
10. Appendix: EDID Description	30



AU OPTRONICS CORPORATION

Record of Revision

Vei	rsion and Date	Page	Old description	New Description	Remark
0.1	2012/10/01	All	First Edition for Customer		
0.2	2012/10/11	21	Correct Note2 "The maximum clock frequency" Value	(800+B)*(900+A)*60<80MHz	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B140RTN02.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1600(H) x 900(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140RTN02.3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit		Specifi	cations			
Screen Diagonal	[mm]	355.22					
Active Area	[mm]	309.6 x 174.15					
Pixels H x V		1600 x 3 (RGB) x 900					
Pixel Pitch	[mm]	0.1935 x 0.	1935				
Pixel Format		R.G.B. Vert	ical Stripe				
Display Mode		Normally W	hite //				
White Luminance	[cd/m ²]	250 typ. (5 points average) 212 min. (5 points average)					
Luminance Uniformity		1.25 max. (5 points)					
Contrast Ratio		400 typ					
Response Time	[ms]	8 typ / 16 M	lax				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	3.9 max. (Ir	nclude Logic	and Blu pov	ver)		
Weight	[Grams]	325 max.					
Physical Size	[mm]		Min.	Тур.	Max.		
Include bracket		Length	319.9	320.4	320.9		
		Width	204.6	205.1	205.6		
		Thickness	-	-	3.6		
Electrical Interface		1 Lane eDF)		•		
Glass Thickness	[mm]	0.5					
Surface Treatment		Anti-Glare, Hardness 3H,					
Support Color		262K colors	s (RGB 6-bi	t)			



AU OPTRONICS CORPORATION

Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir	nance		5 points average	212	250	-	cd/m ²	1, 4, 5.
		θ_{R}	Horizontal (Right)	40	45	-		
Viewing Angle		θ_{L}	CR = 10 (Left)	40	45	-		
		Ψн	Vertical (Upper)	10	15	-	degree	4, 9
		Ψ∟	CR = 10 (Lower)	30	35	_		
Luminance Uniformity		δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points	-	-	1.60		2, 3, 4
Contrast Ratio		CR		300	400	-		4, 6
Cross ta	lk	%		-	-	4		4, 7
Response ⁻	Response Time T _{RT} Risin		Rising + Falling	-	8	16	msec	4, 8
	Red	Rx			TBD			
	neu	Ry			TBD			
	Green	Gx			TBD			
Color / Chromaticity	Green	Gy			TBD			
Coodinates	Dive	Вх	CIE 1931		TBD			4
	Blue	Ву			TBD			
	\A/Ic!! -	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points


Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power			1.3	[Watt]	Note 1
IDD	IDD Current			433	[mA]	Note 1
IRush	Inrush Current		TBD	2000	[mA]	Note 2
VDDrp	Allowable				[mV]	
	Logic/LCD Drive Ripple Voltage			100	р-р	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




Display port main link							
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		٧		
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV		

Fallow as VESA display port standard V1.1a



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	Differential Common Mode Voltage		0		V		
VDiff _{P-P}	Differential peak-to-peak Voltage	0.4	0.6	0.8	٧		

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD							
		Min	Тур	Max	unit			
VHPD	HPD Voltage	2.25	-	3.6	V			

Fallow as VESA display port standard V1.1a.



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED			2.6	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	TBD			Hour	(Ta=25°C), Note 2 I _F =20 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EIN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	(Ta=25°ℂ)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	-	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1					16	00
1st Line	R G B	R G B		R	G B	R	G B
	,		•				
	' '	١ .	1				: :
			•		•		
	,		•				.
	•		•				:
		,	•				.
		١ .	1		•		.
900th Line	R G B	R G B		R	G B	R	В



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector				
Manufacturer	IPEX or compatible				
Type / Part Number	I-PEX 20455-030E-12 or compatible				
Mating Housing/Part Number	I-PEX 20453-030T-11 or compatible				




6.2.2 Pin Assignment (1 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.


	Symbol	Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	NC	
4	NC	
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Salf_Test	Reverse for AUO TEST only
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No connect





Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1600x900 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-		60		Hz
Clock frequency		1/ T _{Clock}		56.3	80	MHz
	Period	T _V	926	960	900+A	
Vertical	Active	T _{VD}	900			T_{Line}
Section	Blanking	T _{VB}	26	60		
	Period	T _H	880	977	800+B	
Horizontal Section	Active	T _{HD}		800		T _{Clock}
	Blanking	Тнв	80	177	В	

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency =(800+B)*(900+A)*60<80MHz



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Deparintion	Description Description Limits			Notes	
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.



Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	
T16	10	-
T17	10	=
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PWM}*

^{*}T_{PWM}= 1/PWM Frequency



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%





AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension










AU OPTRONICS CORPORATION

Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



B140RTN02.3 Document Version: 0.2 Page 27 of 32



- 9. Shipping and Package
- 9.1 Shipping Label Format



* XXXXXXXXXXXXXX-XXXXXXX

Manufactured YY/WW Model No: B140RTN02.3 **AU Optronics** Made in China (S01)


H/W: 0A F/W:1






CT: CDGYE01XXXXXXX





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description B140RTN02 3 EDID Code

Mark March Mark Mark		B140 RTN02 3 EDID Code				
Header	Address	FUNCTION	Value	Value	Value	Note
PT	HEX		HEX	BIN	DEC	
PF	00	Header	00	00000000	0	
FF	01		FF	11111111	255	
FF	02		FF	11111111	255	
FF	03		FF	11111111	255	
FF	04		FF	11111111	255	
09	05		FF	11111111	255	
BESAMENUL Code LSS 96	06		FF	11111111	255	
Description	07		00	00000000	0	
Descriptions	08	EISA Manuf. Code LSB	06	00000110	6	
Dec Dec	09		AF		175	
Description	0A	Product Code	3E	00111110	62	
OC	0B	hex. LSB first				
December December						
OE		OZ SICOOT II				
OF Week of manufacture						
10						
11		Mank of many factives				
12						
13						
14 Video input def. (digital I/P, non-TMOS, CRGB) 95 10010101 149 15 Max H image size (nounded to cm) 1F 00011111 31 16 Max V limage size (nounded to cm) 11 00010001 17 17 Display Gamma (-(gumma*100,100) 78 01111000 120 18 Feature support (no CPMS, Active OFF, RGB, Imig Bilk#1) 02 00000010 2 19 Red (green low bits (Lower 2:2:2:2 bits) 2A 00101010 42 1A Bilue/white low bits (Lower 2:2:2:2 bits) 25 00100101 37 1B Red x (Upper 8 bits) 97 10010111 151 1C Red y highER 8 bits 56 0101010 86 1D Green x 53 01010011 83 1E Green y 97 10010111 151 1F Bilue x 28 00101000 40 20 Bilue y 20 00100000 32 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established firming 1 00 00000000 0 24 Established firming 2 00 00000000 0 25 Established firming 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #3 01 00000001 1 29 Standard timing #3 01 00000001 1 26 Standard timing #5 01 00000001 1 27 10 00000001 1 28 Standard timing #5 01 00000001 1 29 Standard timing #6 01 00000001 1 29 Standard timing #6 01 00000001 1 20 Standard timing #6 01 00000001 1 30 Standard timing #7 01 00000001 1 31 Standard timing #7 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1						
15						
16	14	viaeo input det. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
17	15	Max H image size (rounded to cm)	1F	00011111	31	
Feature support (inc DPMS, Active OFF, RGB, img Bik#1) 02 000000010 2	16	Max V image size (rounded to cm)	11	00010001	17	
19	17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
19	18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
1A Blue/white low bits (Lower 2:2:2:2 bits) 25 00100101 37 1B Red x (Upper 8 bits) 97 10010111 151 1C Red y/highER 8 bits 56 01010110 86 1D Green x 53 01010011 83 1E Green y 97 10010111 151 1F Blue x 28 00101000 40 20 Blue y 20 0010000 32 21 White x 50 0101000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1	19	Red/green low bits (Lower 2:2:2:2 bits)	2A	00101010		
1B Red x (Upper 8 bits) 97 10010111 151 1C Red y/highER 8 bits 56 01010110 86 1D Green x 53 01010011 83 1E Green y 97 10010111 151 1F Blue x 28 00101000 40 20 Blue y 20 00100000 32 21 White x 50 0101000 80 22 White y 54 0101010 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2B 01 000000	1A					
1D Green x 53 01010011 83 1E Green y 97 10010111 151 1F Blue x 28 00101000 40 20 Blue y 20 0010000 32 21 White x 50 0101000 80 22 White y 54 0101010 84 23 Established liming 1 00 0000000 0 24 Established liming 2 00 0000000 0 25 Established liming 3 00 0000000 0 26 Standard timing #1 01 00000001 1 27 01 0000001 1 28 Standard timing #2 01 00000001 1 29 01 0000001 1 29 01 00000001 1 20 Standard timing #3 01 00000001 1 20 Standard timing #4 01 00000001 1 20 Standard timing #4 01 00000001 1 20 Standard timing #4 01 00000001 1 21 Standard timing #5 01 00000001 1 22 Standard timing #5 01 00000001 1 25 Standard timing #6 01 00000001 1 26 Standard timing #6 01 00000001 1 27 Standard timing #6 01 00000001 1 28 Standard timing #6 01 00000001 1 29 Standard timing #6 01 00000001 1 20 Standard timing #6 01 00000001 1 20 Standard timing #6 01 00000001 1 20 Standard timing #7 01 00000001 1 21 Standard timing #7 01 00000001 1 22 Standard timing #7 01 00000001 1 23 Standard timing #7 01 00000001 1 24 Standard timing #7 01 00000001 1						
1E Green y 97 10010111 151 1F Blue x 28 00101000 40 20 Blue y 20 00100000 32 21 White x 50 0101000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 28 Standard timing #3 01 00000001 1 2B 01 00000001 1 00000001 1 2C Standard timing #4 01 00000001 1 2E Standard tim	1C		56		86	
1F Blue x 28 00101000 40 20 Blue y 20 00100000 32 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 00000001 1 28 Standard timing #3 01 00000001 1 2B 01 00000001 1 00000001 1 2D 5tandard timing #4 01 00000001 1 2E Standard timing #5 01 00000001 1 <td>1D</td> <td>Green x</td> <td>53</td> <td>01010011</td> <td>83</td> <td></td>	1D	Green x	53	01010011	83	
20 Blue y 20 00100000 32	1E	Green y	97	10010111	151	
21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000001 1 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000	1F	Blue x	28	00101000	40	
22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000001 1 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 <td>20</td> <td>Blue y</td> <td>20</td> <td>00100000</td> <td>32</td> <td></td>	20	Blue y	20	00100000	32	
23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 0 2A Standard timing #3 01 00000001 1 0 2B 01 00000001 1 0 0 0 0 2B 01 00000001 1 0	21	White x	50	01010000	80	
23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 0 2A Standard timing #3 01 00000001 1 0 2B 01 00000001 1 0 0 0 0 2B 01 00000001 1 0	22	White y	54	01010100	84	
24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1	23	·				
25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1	24	Established timing 2			0	
26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1	25					
27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1						
28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1						
29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #2				
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Started of Bridge #E				
2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #3				
2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Glandard liming #3				
2D 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #4				
2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #4				
2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Otom stored timein at 315				
30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #5				
31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		0				
32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1		Standard timing #6				
33 01 00000001 1 34 Standard timing #8 01 00000001 1						
34 Standard timing #8 01 00000001 1		Standard timing #7	01	00000001	1	
	33				1	
35 01 00000001 1 1		Standard timing #8	01	0000001	1	
	35		01	0000001	1	



36						
1985 Horz carlive Lower Bibts	36	Pixel Clock/10000 LSB	FC	11111100	252	
San Prior Educify Flore Bibls	37	Pixel Clock/10000 USB	2B	00101011	43	
Abordant Horzfalth (Upper 44 bits)	38	Horz active Lower 8bits	40	01000000	64	
Werlical Active Lower Bibts	39	Horz blanking Lower 8bits	62	01100010	98	
	3A	HorzAct:HorzBlnk Upper 4:4 bits	61	01100001	97	
Section Sect	3B	Vertical Active Lower 8bits	84	10000100	132	
Second Color	3C	Vertical Blanking Lower 8bits	3C	00111100	60	
Section		Vert Act : Vertical Blanking (upper 4:4 bit)				
### Hoursett Signal pro-vist, nam, no siero, see prite, reg pat) #### Present Signal pro-vist, nam, no siero, see prite, reg pat) ###################################		,				
A	3E		40	01000000	64	
	3F	HorzSync.Width	2A	00101010	42	
	40	VertSync.Offset : VertSync.Width	33	00110011	51	
Vertical Image Size Lower Bbits	41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
	42	Horizontal Image Size Lower 8bits	35	00110101	53	
	43	Vertical Image Size Lower 8bits	AE	10101110	174	
Vertical Border	44	Horizontal & Vertical Image Size (upper 4:4 bits)				
Signal (non-initr, norm, no sitero, sep sync, reg put)			00	00000000	0	
## Pixel Clock/10,000 (LSB)	46	Vertical Border (zero for internal LCD)	00	00000000	0	
Pixel Clock/10,000 (LSB)	47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
49		Dival Clack/10 000 (LSP)				
Horizontal Addressable Pixels, lower 8 bits						40Hz framo rato
Horizontal Blanking Pixels, lower 8 bits						40112 II dille Tale
4D Vertical Addressable Lines, lower 8 bits 84 10000100 132 4E Vertical Blanking, Lines, lower 8 bits 3C 00111100 60 4F V lines, upper nibble V blanking, upper nibble 30 00110000 48 50 Horizontal Front Porch, lower 8 bits 40 01000000 64 51 Norizontal Sync Pulse, lower 8 bits 2A 00101010 42 52 V Front Porch, lower 8 bits 2A 00101010 42 53 VFP, 2 bits: VFP 2 bits: HFP 2 bits 00 00000000 0 54 Horizontal Image Size in mm, lower 8 bits 35 0011011 53 55 Vertical Image Size in mm, lower 8 bits AE 10101110 174 56 H Image Size, upper nibble V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 61 HB 00 00000000 0 62 HSD 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 60 WBP 00 000000000 0 60 WBP 00 00000000 0		·				
4E Vertical Blanking Lines, lower 8 bits 3C 00111100 60 4F V lines, upper nibble: V blanking, upper nibble 30 00110000 48 50 Horizontal Front Porch, lower 8 bits 40 01000000 64 51 Horizontal Sync Pulse, lower 8 bits 2A 00101010 42 52 V Front Porch, lower nibble: V Sync Pulse, lower nibble 33 00110011 51 53 VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits 00 00000000 0 54 Horizontal Image Size in mm, lower 8 bits 35 00110101 53 55 Vertical Image Size in mm, lower 8 bits AE 10101110 174 56 H Image Size, upper nibble: V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 </th <th>4C</th> <th>H Pixels, upper nibble : H Blanking, upper nibble</th> <th>61</th> <th>01100001</th> <th>97</th> <th></th>	4C	H Pixels, upper nibble : H Blanking, upper nibble	61	01100001	97	
4F V lines, upper nibble : V blanking, upper nibble 30 00110000 48 50 Horizontal Front Porch, lower 8 bits 40 01000000 64 51 Horizontal Sync Pulse, lower 8 bits 2A 00101010 42 52 V Front Porch, lower nibble : V Sync Pulse, lower nibble 33 00110011 51 53 VFP, 2 bits: VSP 2 bits: HFP 2 bits 00 00000000 0 54 Horizontal Image Size in mm, lower 8 bits 35 00110101 53 55 Vertical Image Size, upper nibble : V Image Size, upper nibble 10 00010000 16 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0	4D	Vertical Addressable Lines, lower 8 bits	84	10000100	132	
So	4E	-	3C	00111100	60	
51 Horizontal Sync Pulse, lower 8 bits 2A 00101010 42 52 V Front Porch, lower nibble : V Sync Pulse, lower nibble 33 00110011 51 53 VFP, 2 bits: VSP 2 bits: HFP 2 bits 00 00000000 0 54 Horizontal Image Size in mm, lower 8 bits 35 0011011 53 55 Vertical Image Size in mm, lower 8 bits AE 10101110 174 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 0 00000000 0 5F HFP 00 00000000 0 60 HBP 00 00000000 0 <						
52 V Front Porch, lower nibble : V Sync Pulse, lower nibble 33 00110011 51 53 VFP, 2 bits: VSP 2 bits: HFP 2 bits 00 00000000 0 54 Horizontal Image Size in mm, lower 8 bits 35 00110101 53 55 Vertical Image Size in mm, lower 8 bits AE 10101110 174 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5C HA 00 00000000 0 5F HFPe 00 00000000 0 61 HB 00 00000000 0 62 <th></th> <th>·</th> <th></th> <th></th> <th></th> <th></th>		·				
S3	—					
54 Horizontal Image Size in mm, lower 8 bits 35 00110101 53 55 Vertical Image Size, upper nibble : V Image Size, upper nibble : 10 00010000 16 56 H Image Size, upper nibble : V Image Size, upper nibble : 0 00 00000000 0 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5F HFP 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000		·				
55 Vertical Image Size in mm, lower 8 bits AE 10101110 174 56 H Image Size, upper nibble : V Image Size, upper nibble 10 00010000 16 57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5F HFP 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 65 VA 00 00000000 0 66						
57 Horizontal Border 00 00000000 0 58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0						
58 Vertical Border 00 00000000 0 59 Bit Encode Sync Information 18 00011000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 6F HFPe 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0 <th>56</th> <th>H Image Size, upper nibble : V Image Size, upper nibble</th> <th>10</th> <th>00010000</th> <th>16</th> <th></th>	56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
59 Bit Encode Sync Information 18 000 1000 24 5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
5A DC 00 00000000 0 5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
5B HTOTAL 00 00000000 0 5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 68 VBP 00 00000000 0						
5C HA 00 00000000 0 5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 68 VBP 00 00000000 0						
5D HBL 00 00000000 0 5E HFP 00 00000000 0 5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 68 VBP 00 00000000 0						
5F HFPe 00 00000000 0 60 HBP 00 00000000 0 61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0		HBL				
60 HBP			00			
61 HB 00 00000000 0 62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
62 HSO 00 00000000 0 63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
63 HS 00 00000000 0 64 VTOTAL 00 00000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
64 VTOTAL 00 0000000 0 65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00 0000000 0 68 VBP 00 00000000 0						
65 VA 00 00000000 0 66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						Reserved 00
66 VBL 00 00000000 0 67 VFP 00 00000000 0 68 VBP 00 00000000 0						
68 VBP 00 00000000 0	66	VBL				
	67		00	00000000		
69 AR 00 00000000 0						
	69	AR	00	00000000	0	



					_
6A	VSO	00	00000000	0	
	VS				
6B	*3	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	0C	00001100	12	
72	PWM % [7:0] @ Step 5	3D	00111101	61	
73	PWM % [7:0] @ Step 10	FF	11111111	255	
74	Nits [7:0] @ Step 0	0C	00001100	12	
75	Nits [7:0] @ Step 5	3C	00111100	60	
76	Nits [7:0] @ Step 10	7D	01111101	125	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1B	00011011	27	
78	Backlight Power @ 60 nits =	0D	00001101	13	
79	Backlight Power @ Step 10 =	1C	00011100	28	
7A	Nits @ 100% PWM Duty =	7D	01111101	125	Power Consumption
7B	Flag	20	00100000	32	·
7C	Flag	20	00100000	32	
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	77	01110111	119	
7E	Flag Extension Flag	20	00100000 00000000	32 0	