

(V) Preliminary Specifications

Module		13.3" WXGA Color TFT-LCD		
Model Name		B133EW04 V3		
Note	(유)	LED Backlight without driving circuit design		

Customer	Date
Checked & Approved by	Date
Note: This Specification is notice.	subject to change without

Approved by	Date				
<u>Howard Lee</u>	11/30/2008				
Prepared by	Date				
<u>Johnson Kuo</u>	11/30/2008				
NBBU Marketing Division / AU Optronics corporation					



Contents

Handling Precautions	4
•	
_	
-	
_	
_	
-	
-	
-	
2. Appendix: EDID description	
	General Description 2.1 General Specification 2.2 Optical Characteristics Functional Block Diagram Absolute Maximum Ratings 4.1 Absolute Ratings of TFT LCD Module 4.2 Absolute Ratings of Backlight Unit 4.3 Absolute Ratings of Environment Electrical characteristics 5.1 TFT LCD Module 5.2 Backlight Unit Signal Characteristic 6.1 Pixel Format Image 6.2 The input data format 6.3 Signal Description/Pin Assignment 6.4 Interface Timing Connector Description 7.1 TFT LCD Module Dynamic Test 8.1 Vibration Test 8.2 Shock Test Spec: Reliability 9. Mechanical Characteristics 10.1 LCM Outline Dimension Shipping and Package 11.1 Shipping Label Format 11.2 Carton package 11.3 Shipping package of palletizing sequence



Record of Revision

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2008/08/29	All	First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lamp Reflector edge. Instead, press at the far ends of the LED lamp Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.

4 of 32



AU OPTRONICS CORPORATION

2. General Description

B133EW04 V3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) without backlight inverter. All input signals are LVDS interface compatible.

B133EW04 V3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit		Specifications			
Screen Diagonal	[mm]	337.8 (13.3W	337.8 (13.3W")			
Active Area	[mm]	286.08 (H) X 178.8 (V)				
Pixels H x V		1280x3(RGB	1280x3(RGB) x 800			
Pixel Pitch	[mm]	0.2235 x 0.22	0.2235 x 0.2235			
Pixel Format		R.G.B. Vertic	al Stripe			
Display Mode		Normally Wh	ite			
White Luminance	[cd/m ²]	275 typ @ 95				
Note: ILED is lamp current		248 min @ 95% duty cycle				
Luminance Uniformity	<u>%</u>	50 max. (160 points)				
Contrast Ratio		500 typ, 400r	min			
Response Time	[ms]	16 typ, 25 ma	ax			
Nominal Input Voltage	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	4.3 W @ Black (typical)				
Weight	[Grams	300(typical),	310 (max.)			
Physical Size	[mm]		L	W	Т	
		Max	007.45	000.45	3.6	
		Typical Min	297.15	203.15	-	
Electrical Interface		one channel LVDS			-	
Surface Treatment	Glare, Hardness 3H,					

AUO NBBU spec. Template 1.0 5 of 33



Support Color		262K colors (RGB 6-bit)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -25 to +65
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics The optical characteristics are measured under stable conditions at 25 $^{\circ}$ C (Room Temperature) :

Item	Unit	Conditions	Min.	Тур.	Max.	Note
White Luminance	[cd/m ²]	160 points average	248	275	-	1,2,3
	[degree] [degree]	Right/left	40/40	50/50		
Viewing Angle	[degree] [degree]	Up Down	15 30	25 35	-	1,2,3
Luminance Uniformity	%	160 point	50	1		1,2
CR: Contrast Ratio			400	500	-	1,2,3
Cross talk	%	Optical			2.0	1,2,3
Response Time	[msec]	Rising + Falling	-	16	25	
		Red x	0.575	0.595	0.615	
Chromaticity of color Coordinates	%	Red y	0.325	0.345	0.365	1,2,3
(CIE 1931)		Green x	0.300	0.320	0.340	,,_,
, ,		Green y	0.535	0.555	0.575	
NTSC		Blue x	0.135	0.155	0.175	
		Blue y	0.125	0.145	0.165	
		White x	0.297	0.313	0.329	
		White y	0.313	0.329	0.345	
		CIE 1931	-	45	-	



Note 1: The testing conditions are specified in 2.3

Note 2: The definitions of optical characteristics are shown in 2.4

Note 3: Measured at center point. Equivalent performance over the entire panel required


Note 4: Both center point and average of 160 points



AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD Module:



IPEX 20474-030E-12

8 of 32



AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min	Max	Unit	Conditions
LED Current	ILED	-	35	[mA] rms	Note 1,2


4.3 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 3
Operation Humidity	HOP	5	95	[%RH]	Note 3
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	95	[%RH]	Note 3

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		0.9	[Watt]	Note 1/2
IDD	IDD Current	-	220	250	[mA]	Note 1/2
IRush	Inrush Current	-	0.7	1.5	[A]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





Vin rising time




5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	+100	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vcm	Differential Input Common Mode Voltage	0.8	2.0	[V]

Note: LVDS Signal Waveform





Parameter guideline for LED

LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	VF	2.8	3.0	3.2	[Volt]	(Ta=25°C)
LED Forward Current	IF		20	30	[mA]	(Ta=25°C)
LED Power consumption	Pled		4		[Watt]	(Ta=25°C)
EED Tower consumption	1 DDD		'		[** att]	Note 1
						(Ta=25°C)
LED Life-Time\	N/A	10,000	-	-	Hour	IF=20 mA
						Note 2
Output PWM frequency	FPWM	100	200	20K	Hz	
Duty ratio @20kHZ		5		100	%	

Note 1: Calculator value for reference IF×VF =P

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous

Note 3: Totally using 54 Led bins



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		0			1			1	27	8	12	279	9
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
					:				:		·		
		:							:				
		:							:				
									:				
		:							:				
		· —			_		'		· —			· —	
800th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 The input data format

RxCLKIN		
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Cianal Name	Dagarintian	
Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	, ,	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The typical frequency is 68.9 MHZ The signal
		is used to strobe the pixel data and DE signals.
		All pixel data shall be valid at the falling edge
		when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Signal Description/Pin Assignment

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description
1	GND	Ground
2	Vcc	Power Supply (+3.3V)
3	Vanalog	Power Supply (+3.3V)
4	VEDID	DDC Power +3.3V
5	Vsync	Vsync
6	Clkedid	DDC Clock
7	DATAEDID	DDC Data
8	Rin0-	Differential Data Input
9	Rin0+	Differential Data Input
10	GND	Ground
11	Rin1-	Differential Data Input
12	Rin1+	Differential Data Input
13	GND	Ground
14	Rin2-	Differential Data Input
15	Rin2+	Differential Data Input
16	GND	Ground
17	Clkin-	Differential Clock Input
18	Clkin+	Differential Clock Input
19	GND	Ground
20	NC	NC
21	Vdc	LED Anode (~31V)
22	Vdc	LED Anode (~31V)
23	NC	NC
24	Vdc1	LED Cathode (Ground)
25	Vdc2	LED Cathode (Ground)
26	Vdc3	LED Cathode (Ground)
27	Vdc4	LED Cathode (Ground)
28	Vdc5	LED Cathode (Ground)
29	Vdc6	LED Cathode (Ground)
30	AGING	AGING



AU OPTRONICS CORPORATION

6.4 Interface Timing

6.4.1 Timing Characteristics

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.


Signal	Parameter	Symbol	Min	Тур	Max	Unit	Note
D_{CLK}	Clock Period	$T_{\rm C}$		13.79		ns	1
	Clock Frequency	f_C		72.50		MHz	1/T _C
	Duty Ratio (% High)	K _{dr}	40	50	60	%	T_{Ch}/T_{C}
	Rise Time	T_{RCLK}	-	4.42	-	ns	
	Fall Time	T _{F CLK}	-	4.42	-	ns	
DE	DE Setup Time	T_{se}	4	-	-	ns	
(Data Enable	Data Setup Time	T_{sd}	4	-	-	ns	
Only)	Data Hold Time	T_{hd}	2	-	-	ns	
(DTMG)	Horizontal Period	T_{H}		1440		$T_{\rm C}$	2
Data	Horizontal Blank Period	T_{ha}		160		$T_{\mathbf{C}}$	
	Vertical Period	T_{V}		823		T_{H}	f _V =59.94 Hz, 3
	Vertical Blank Period	T_{wvb}		23		T_{H}	
H_{sync}	H _{sync} Back Porch	H_{bp}		80		$T_{\mathbf{C}}$	
	H _{sync} Pulse Width	T_{WH}		32		$T_{\mathbf{C}}$	
	H _{sync} Front Porch	${ m H_{fp}}$		48		$T_{\mathbf{C}}$	
	Horizontal Active Period	T_{HD}	1280	1280	1280	$T_{\rm C}$	Display Period
$V_{\rm sync}$	V _{sync} Back Porch	V_{bp}		14		T_{H}	
	V _{sync} Pulse Width	T_{WV}		6		T_{H}	
	V _{sync} Front Porch	$V_{ ext{fp}}$		3		T_{H}	
	Vertical Active Period	T_{VD}	800	800	800	T_{H}	Display Period

Note: (1) When the WXGA+ controller sets DE Mode, and H_{sync} and V_{sync} are required. The duration of DE (DTMG) signal must be longer than 1 clock period (T_c) at every horizontal sync period;

- (2) Horizontal Period = One Line Scanning Time;
- (3) The vertical period T_V is related to the frame frequency f_V, i.e., 60 Hz.



6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	(ms)
T2	0	-	50	(ms)
ТЗ	0	-	50	(ms)
T4	400	-	-	(ms)
T5	200	-	-	(ms)
T6	200	-	-	(ms)
T 7	0	-	10	(ms)



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector			
Manufacturer	I-PEX			
Type / Part Number	I-PEX 20474-030E-12			
Mating Housing/Part Number	I-PEX 20472-030T-10			



AU OPTRONICS CORPORATION

8. Dynamic Test

8.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 3.0 G

Frequency: 5 - 150Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

8.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 200 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



9. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 50℃, 90%RH, 240h	
High Temperature Operation	Ta= 50℃, RH, 300h	
Low Temperature Operation	Ta= 0℃, RH, 300h	
High Temperature Storage	Ta= 65℃, RH, 500h	
Low Temperature Storage	Ta= -25℃, RH, 500h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	


Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


10. Mechanical Characteristics

10.1 LCM Outline Dimension









11. Shipping and Package 11.1 Shipping Label Format

11.1 Shipping Label Format


07/11 H/X/0A F/X//0

AU Optranics B133EW04 Vx


MADE IN CHINA (S01)

V18wwzzzzxxxA

The outside dimension of carton is 435 (L)mm x 377 (W)mm x 335 (H)mm



11.3 Shipping package of palletizing sequence



12. Appendix: EDID description

B133EW04 V0

HEX		3EW04 V0				
00		FUNCTION	B133EW04	Value	Value	Note
D1		Header				
O2						
03						
O4						
DS						
December 2017 December 2018 December 201						
07 08 EISA Manuf. Code LSB 06 00000000 0 09 Compressed ASCII 10 00010000 16 0A Product Code 8C 10001100 140 0B hex, LSB first 9C 10011100 156 0C 32-bit ser # 01 00000001 1 0B 0F 01 00000001 1 0F 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 0000001 1 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 <t< th=""><th></th><th></th><th></th><th></th><th></th><th></th></t<>						
08 EISA Manuf. Code LSB 06 00000110 6 09 Compressed ASCII 10 00010000 16 0A Product Code 8C 10001100 140 0B hex, LSB first 9C 10011100 156 0C 32-bit ser # 01 00000001 1 0B 01 00000001 1 0D 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000001 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 Max V image size 12 00010010 18 17 Bisplay Gamma 78 <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>						
09 Compressed ASCII 10 00010000 16 0A Product Code 8C 10001100 140 0B hex, LSB first 9C 10011100 156 0C 32-bit ser # 01 00000001 1 0B 01 00000001 1 0D 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000001 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 0001101 29 16 Max V image size 12 0010010 18 17 Display Gamma 78 01111000 120 18 Feature support						
0A Product Code 8C 10001100 140 0B hex, LSB first 9C 10011100 156 0C 32-bit ser # 01 00000001 1 0D 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000001 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 0101000 80 1A						
OB hex, LSB first 9C 10011100 156 OC 32-bit ser # 01 00000001 1 OD 01 00000001 1 OF 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 0001001 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 0000001 3 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 0101000 80 1A Blue/white low bits 85 10001000 152 1C Re						
0C 32-bit ser # 01 00000001 1 0D 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10001000 152 1C Red y 58 01011000 82						
0D 01 00000001 1 0F 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10001001 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 82						
OE 01 00000001 1 OF 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 0000001 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 0001001 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10001001 133 1B Red x/ high bits 98 10011000 88 1D Green x 52 01010010 82		32-bit ser #				
OF 01 00000001 1 10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 1000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 82 1D Green x 52 01010010 82						
10 Week of manufacture 05 00000101 5 11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 1000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
11 Year of manufacture 12 00010010 18 12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000001 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 1000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
12 EDID Structure Ver. 01 00000001 1 13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
13 EDID revision # 03 00000011 3 14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
14 Video input definition 80 10000000 128 15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
15 Max H image size 1D 00011101 29 16 Max V image size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
16 Max V mage size 12 00010010 18 17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
17 Display Gamma 78 01111000 120 18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
18 Feature support 0A 00001010 10 19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82		-				
19 Red/green low bits 50 01010000 80 1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
1A Blue/white low bits 85 10000101 133 1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
1B Red x/ high bits 98 10011000 152 1C Red y 58 01011000 88 1D Green x 52 01010010 82						
1C Red y 58 01011000 88 1D Green x 52 01010010 82						
1D Green x 52 01010010 82						
1E Green v 8F 10001110 142	1E	Green y	8E	10001110	142	
1F Blue x 26 00100110 38						
20 Blue y 25 00100101 37						
21 White x 50 0101000 80						
22 White y 54 01010100 84						
23 Established timing 1 00 00000000 0						
24 Established timing 2 00 00000000 0						
25 Manufacturer's Timing 00 00000000 0						
26 Standard timing #1 01 00000001 1						
27 01 00000001 1						

AUO NBBU spec. Template 1.0 29 of 32

28	Standard timing #2	04	0000001	
	Standard tilling #2	01	00000001	1
29	0	01	00000001	1
2A	Standard timing #3	01	00000001	1
2B	0	01	00000001	1
2C	Standard timing #4	01	00000001	1
2D	.	01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	00000001	1
30	Standard timing #6	01	00000001	1
31		01	00000001	1
32	Standard timing #7	01	00000001	1
33		01	00000001	1
34	Standard timing #8	01	0000001	1
35		01	00000001	1
36	Pixel Clock/10,000 (LSB)	52	01010010	82
37	Pixel Clock/10,000 (MSB)	1C	00011100	28
38	Horiz. Active pixels(Lower 8 bits)	00	00000000	0
39	Horiz.Blanking (Lower 8 bits)	A0	10100000	143
3A	Horiz. Active pixels:Horiz. Blanking (Upper4:4 bits)	50	01010000	80
3B	, , , , , , , , , , , , , , , , , , ,	20	00100000	32
3C		17	00010111	46
3D	Vert. Active pixels: Vert. Blanking	20	00110000	40
3E	(Upper4:4 bits)	30 30	00110000	48 48
3F		20	00110000	32
ЭГ	Vert. Sync. Offset=xx lines, Sync	20	00100000	32
40	Width=xx lines	36	00110110	54
41	Horz. Ver. Sync/Width (upper 2 bits)	00	00000000	0
42	Hori. Image size (Lower 8 bits)	1E	00011110	30
43	Vert. Image size (Lower 8 bits)	В3	10110011	179
44	Hori. Image size : Vert. Image size (Upper 4 bits)	10	00010000	16
45	(Opper 4 bits)	00	0000000	0
46		00	0000000	0
47		18	00011000	24
48	Detailed timing/monitor	00	0000000	0
49	descriptor #2	00	0000000	0
4A	GEOGRAPION NE	00	0000000	0
4B		01	00000000	1
4C	Version	00	00000001	0
4D	Apple edid signature	06	00000000	6
4B 4E	Apple edid signature Apple edid signature			
45	Link Type (LVDS Link,MSB	10	00010000	16
4F	justified) Pixel and link component	20	00100000	32
50	format (6-bit panel interface)	00	00000000	0
51	Panel features (No inverter)	00	00000000	0

AUO NBBU spec. Template 1.0 30 of 32

52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	0000000	0	
57		00	0000000	0	
58		0A	0000000	10	
59		20	00100000	32	
5A	Detailed timing/monitor	00	0000000	0	ASCII Data String:B133EW04 V0
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	0000000	0	'
5F		42	01000010	66	В
60		31	00110001	49	1
61		33	00110011	51	3
62		33	00110011	51	3
63		45	01000101	69	E
64		57	01010111	87	W
65		30	00110000	48	0
66		34	00110100	52	4
67		20	00100000	32	
68		56	01010110	86	V
69		33	00110011	51	3
6A		0A	00001010	10	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	Monitor Name: Color LCD
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71		43	01000011	67	C
72		6F	01101111	111	0
73		6C	01101100	108	1
74		6F	01101111	111	0
75		72	01110010	114	r
76		20	00100000	32	
77		4C	01001100	76	L
78		43	01000011	67	С
79		44	01000100	68	D
7A		0A	00001010	10	
7B		20	00100000	32	
7C		20	00100000	32	
7D		20	00100000	32	

AUO NBBU spec. Template 1.0 31 of 32

7E	Extension Flag	00	00000000	0	
7F	Checksum	09	00001001	9	