

- () Preliminary Specifications(V) Final Specifications

Module	14.1" WXGA Color TFT-LCD with LED Backlight design
Model Name	B141EW05 V5 (Dell P/N: 44P64)
Note (🔒)	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
		Bonnie Chen	02/12/2010
Checked & Approved by	Date	Prepared by	
		Kay CY Wang	02/12/2010
Note: This Specification is su without notice.	bject to change		ing Division / s corporation



Contents

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	12
5.	. Electrical characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	16
6.	. Signal Characteristic	17
	6.1 Pixel Format Image	17
	6.2 The input data format	18
	6.3 Integration Interface and Pin Assignment	19
	6.4 Interface Timing	尚未定義書籤。
7.	. Vibration and Shock Test	24
	7.1 Vibration Test	24
	7.2 Shock Test Spec:	24
7.	.3 Reliability Test	25
8.	. Mechanical Characteristics	26
	8.1 LCM Outline Dimension	26
	8.2 Screw Hole Depth and Center Position	28
9.	. Shipping and Package	29
	9.1 Shipping Label Format	
	9.2 Carton package	30
	9.3 Shipping package of palletizing sequence	30
10	O. Appendix: EDID description	31



Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2009/07/14	AII	First Edition for Customer		
0.2 2010/01/29	P. 6	TBD	Update Chromaticity Coodinates	
1.0 2010/02/12		_	New 2D drawing w/ WWAN solution A00 EDID	



1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. High voltage is supplied to these parts when power turn on.



2. General Description

B141EW05 V5 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. The input signals are eDP interface compatible.

B141EW05 V5 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\text{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	357.7 (14.1	W")			
Active Area	[mm]	303.36 X 1	89.6			
Pixels H x V		1280x3(RG	B) x 800			
Pixel Pitch	[mm]	0.237				
Pixel Format		R.G.B. Vert	tical Stripe			
Display Mode		Normally White				
White Luminance (ILED=20mA) Note: ILED is LED current	[cd/m ²]	220 typ. (5 points average) 200 min. (5 points average)				
Luminance Uniformity		(Note1) 1.25 max. (5 points)			
Contrast Ratio		500:1 typ				
Response Time	[ms]	8 typ / 16 M	1ax			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	5.1 max. (Ir	nclude Logic	and Blu pov	ver) (Note1)	
Weight	[Grams]	375 max.				
Physical Size without inverter,	[mm]		Min.	Тур.	Max.	
bracket.		Length	319	319.5	320	
		Width 206 206.5 207		207		
		Thickness - 5.5				
Electrical Interface		1 channel Display Port				
Surface Treatment		Anti-Glare,				



Support Color		262K colors (RGB 6-bit)
Temperature Range		
Operating	[°C]	0 to +50
Storage (Non-Operating)	[°C]	-20 to +65
RoHS Compliance		RoHS Compliance

Note 1. Total power consumption including LED power efficiency <4.9W max.

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature) :

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA		5 points average	200	220	-	cd/m²	1, 4, 5.
Viewing Angle	$oldsymbol{ heta}$ R $oldsymbol{ heta}$ L	Horizontal (Right) CR = 10 (Left)	40 40	45 45		degree	
Viewing Angle	ф н ф ∟	Vertical (Upper) CR = 10 (Lower)	15 30	20 40	-		4, 9
Luminance Uniformity	δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity	δ 13P	13 Points	-	-	1.50		2, 3, 4
Contrast Ratio	CR		400	500	-		4, 6
Cross talk	%				4		4, 7
	T _r	Rising	-	6	-		
Response Time	T_f	Falling	-	2	-	msec	4, 8
	T _{RT}	Rising + Falling	-	8	16		
	Red x		0.570	0.600	0.630		
	Red y		0.310	0.340	0.370		
	Green x		0.285	0.315	0.345		
Color /	Green y		0.520	0.550	0.580		
Chromaticity	Blue x	CIE 1931	0.125	0.155	0.185		4
Coodinates	Blue y		0.115	0.145	0.175		
	White x		0.283	0.313	0.343		
	White y		0.299	0.329	0.359		
NTSC	%		-	45	-		




AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, , and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points $\cdot Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where



AU OPTRONICS CORPORATION


Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B= Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90°(θ) horizontal left and right and 90°(Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 14.1 inches wide Color TFT/LCD 30 Pin (One ch/connector Module:





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


	•				
Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	8	95	[%RH]	Note 4
Storage Temperature	TST	-20	+65	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.6	[Watt]	Note 1/2
IDD	IDD Current	-	-	450	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition






5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of VESA Display Port Standard V1.1a (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display Port main link								
Min Typ Max un									
VCM	Differential common mode voltage	TBD	0	TBD	٧				
VDiffP-P level1	Differential peak to peak voltage level1	0.34	0.4	0.46	V				
VDiffP-P level2	Differential peak to peak voltage level2	0.51	0.6	0.68	V				
VDiffP-P level3	Differential peak to peak voltage level3	0.69	0.8	0.92	V				
VDiffP-P level4	Differential peak to peak voltage level4	1.02	1.2	1.38	V				

Fallow as VESA display port standard V1.1a at both 1.62 and 2.7Gbps link rates.



Display Port AUX_CH signal:



Display Port AUX_CH								
Min Typ Max unit								
VCM	Differential common mode voltage	0	VDD/2	2	V			
VDiffP-P	Differential peak to peak voltage	0.39		1.38	V			

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

Display Port VHPD								
	Min Typ Max unit							
VHPD	HPD voltage	2.25		3.6	V			

Fallow as VESA display port standard V1.1a.



5.2 Backlight Unit

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.5	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C), Note 2
						$I_F=20 \text{ mA}$

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	7.5	12.0	21.0	[Volt]	
LED Enable Input High Level	\// ED EN	3.0	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level	_	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	9.5	10	10.5	KHz	
PWM Duty Ratio	Duty	5		100	%	



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1						12	80
1st Line	R G B	B G R		R	G	В	R	G B
		1						
		,						:
		,						:
		•	•		•			.
		•			•			.
		•						.
	'	,	1		<u>'</u>			'
800th Line	R G B	R G B		R	G	В	R	G B



6.2 The input data format

RxCLKIN		7
RxIN0	G0 R5 R4 R3 R2	R1 R0
RxIN1	B1 B0 G5 G4 G3	G2 G1
RxIN2	DE VS HS B5 B4	B3 B2

Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	·
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and
RXCLRIN	Data Clock	DE signals. All pixel data shall be valid at the
		falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
	Diopiay Tilling	RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.

B141EW05 V5 Document Version: 0.1 18 of 34



6.3 Integration Interface and Pin Assignment

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector				
Manufacturer	IPEX or compatible				
Type / Part Number	IPEX 20455-030E-12 or compatible				
Mating Housing/Part Number	IPEX 20453-030T-02 or compatible				

6.3.2 Pin Assignment


Pin#	Signal Name	Signal Descr.	Pin#	Signal Name	Signal Descr.
1	PAID	Conn. Continuity Test	16	LCD_GND	LCD logic and driver ground
2	H_GND	High Speed Ground	17	HPD	HPD signal pin
3	Lane1_N	Comp Signal Link Lane 1	18	BL_GND	Backlight ground
4	Lane1_P	True Signal Link Lane 1	19	BL_GND	Backlight ground
5	H_GND	High Speed Ground	20	BL_GND	Backlight ground
6	Lane0_N	Comp Signal Lane 0	21	BL_GND	Backlight ground
7	Lane0_P	True Signal Link Lane 0	22	NC	No Connect
8	H_GND	High Speed Ground	23	BL_PWM_DIM	System PWM signal input
9	AUX_CH_P	True Signal Auxiliary Ch.	24	SMBUS_CLK	Backlight Control Clk
10	AUX_CH_N	Comp Signal Auxiliary Ch.	25	SMBUS_DATA	Backlight Control Data
11	H_GND	High Speed Ground	26	BL_PWR	Backlight power
12	LCD_VCC	LCD logic and driver power	27	BL_PWR	Backlight power
13	LCD_VCC	LCD logic and driver power	28	BL_PWR	Backlight power
14	BIST	LCD Panel Self Test Enable	29	BL_PWR	Backlight power
15	LCD_GND	LCD logic and driver ground	30	PAID	Conn. Continuity Test

B141EW05 V5 Document Version: 0.1 19 of 34



Note1: Start from right side

(Need to update to new drawing and connector location!!!!)



Note2: Input signals shall be low or High-impedance state when VDD is off.




AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence


VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only

B141EW05 V5 Document Version: 0.1 21 of 34



Display Port panel power sequence timing parameter:

Timing	Description	Reqd.	Limits		Notes
Parameter	Description	Ву	Min	Max	Tioles
T1	Power rail rise time, 10% to 90%	Source	0.5ms	10ms	
T2	Delay from LCDVCC to black video generation	Sink	0ms	200ms	Prevents display noise until valid video data is received from the Source (see note 1 below)
Т3	Delay from LCDVCC to HPD high	Sink	0ms	200ms	Sink Aux Channel must be operational upon HPD high
T4	Delay from HPD high to link training initialization	Source	-	-	Allows for Source to read Link capability and initialize
T5	Link training duration	Source	-	-	Dependant on Source link training protocol
Т6	Link idle	Source	-	-	Min accounts for required BS-Idle pattern. Max allows for Source frame synchronization.
Т7	Delay from valid video data from Source to video on display	Sink	0ms	50ms	Max allows Sink validate video data and timing
Т8	Delay from valid video data from Source to backlight enable	Source	-	-	Source must assure display video is stable
Т9	Delay from backlight disable to end of valid video data	Source	-	-	Source must assure backlight is no longer illuminated (see note 1 below)
T10	Delay from end of valid video data from Source to power off	Source	0ms	500ms	
T11	Power rail fall time, 90% to 10%	Source	-	10ms	
T12	Power off time	Source	500ms	-	

Power Sequence Timing								
	Value							
Parameter	Min.(ms)	Typ.(ms)	Max.(ms)	Condition				
T13	10		-					
T14	10	-	-					
T15	10	-						
T16	10		•					
T17	0.5		10					
T18	0	-	10					

Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)
- -when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX CH polling by the source immediately following LCDVDD power on without

B141EW05 V5 Document Version: 0.1 22 of 34



AU OPTRONICS CORPORATION

causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

Display Port signal cable impedance request:

Signal cable impedance:

The variation of the cable impedance must be within 100ohms +/-15% from a system to a panel connector.

Parameter	Condition		Тур.	Max.	Unit
Cable impedance	System to panel connector	85	100	115	Ohm

LED on/off sequence is as follows. Interface signals are also shown in the chart.

B141EW05 V5 Document Version: 0.1 23 of 34



7. Vibration and Shock Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G, Half sine pulse Frequency: 10 - 500Hz Sine wave

30 Minutes each Axis (X, Y, Z) Sweep:

7.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine pulse

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



7.3 Reliability Test

Items	Required Condition	Note	
Temperature Humidity Bias	Ta= 40℃, 95%RH, 300h		
High Temperature Operation	Ta= 50℃, Dry, 300h		
Low Temperature Operation	Ta= 0℃, 300h		
High Temperature Storage	Ta= 65℃, 20%RH, 300h		
Low Temperature Storage	Ta= -20℃, 50%RH, 300h		
Thermal Shock Test	Ta=-40℃to 65℃, Duration at 30 min, 50 cycles		
ESD	Contact : ±8 KV Air : ±15 KV	Note 1	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost . Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


25 of 34





AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension








B141EW 05 V5 Document Version: 0.1 26 of 34



AU OPTRONICS CORPORATION



B141EW 05 V5 Document Version: 0.1 27 of 34




8.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.4 mm (See drawing)

Screw hole center location, from front surface = 3.1 ± 0.2 mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm



28 of 34



9. Shipping and Package

9.1 Shipping Label Format



CN -044P64-72090-85C-01HE-YYY

Made In Taiwan **DPIN 044P64**

Manufactured 09/52

Model No: **B141EW05 V5**

AU Optronics

MADE IN TAIWAN (M01)

H/W: 0A F/W:1







Revision Code (YYY) Tabel:

Build Name(s):	PPID Revision Code(s):
Sub System Test (SST) Working Sample (WS) ENG 2	X00, X01, X02,, X0n
Product Test (PT) Engineering Sample (ES) ENG 3	X10, X11, X12,, X1n
System Test (ST) Customer Sample (CS) ENG 4	X20, X21, X22, X2n
X-Build (XB) Mass Production (MP) ENG 5	A00, A01, A02, A0n


Update to Dell version Label fromat

29 of 34




9.2 Carton package

The outside dimension of carton is 455 (L)mm x 380 (W)mm x 355 (H)mm



9.3 Shipping package of palletizing sequence



B141EW05 V5 Document Version: 0.1 30 of 34



10. Appendix: EDID description

	Byte	Field Name and Comments	Value	Value	Value
	(hex)	Tiota Namo ana Commento	(hex)	(binary)	(DEC
	0	Header	00	00000000	0
Header	1	Header	FF	11111111	255
	2	Header	FF	11111111	255
	3	Header	FF	11111111	255
Ë	4	Header	FF	11111111	255
	5	Header	FF	11111111	255
	6	Header	FF	11111111	255
	7	Header	00	00000000	0
	8	EISA manufacture code = 3 Character ID	06	00000110	6
	9	EISA manufacture code (Compressed ASCII)	AF	10101111	175
	0A	Panel Supplier Reserved – Product Code	44	01000100	68
	0B	Panel Supplier Reserved – Product Code	55	01010101	85
Inct	0C	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
Proc/ersic	0D	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
Vendor / Product EDID Version	0E	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
Ver E	0F	LCD module Serial No - Preferred but Optional ("0" if not used)	00	00000000	0
	10	Week of manufacture	01	00000000	1
	11	Year of manufacture	14	00000001	20
	12	EDID structure version # = 1	01	00010100	1
	13	EDID structure version # = 1	04	00000001	4
	14	Video I/P definition = Digital I/P (90 (6-bit) or A0 (8-Bit))	95	10010101	149
હ	15	Max H image size = ?? cm(Rounded to cm)	1E	00011110	30
lay ete	16	Max V image size = ?? cm(Rounded to cm)	13	00011110	19
Display Parameters	17	Display gamma = (gamma ×100)-100 = Example: (2.2×100) - 100 = 120	78	01111000	120
ш	18	Feature support	02	00000010	2
	19	Red/Green Low bit (RxRy/GxGy)	C9	11001001	201
	18 1A	Blue/White Low bit (BxBy/WxWy)	31	00110001	49
	1B	Red X Rx = 0.???	9B	10011011	155
or Se	1C	Red Y Ry = 0.???	59	01011011	89
Col	1D	Green X $Rx = 0.???$	52	01010010	82
Panel Color Coordinates	1E	Green Y $Ry = 0.???$	8F	10001111	143
San	1F	Blue X Rx = 0.???	26	00100110	38
	20	Blue Y Ry = 0.???	23	00100110	35
	21	White X Rx = 0.???	4E	01001110	78
	22	White Y Ry = 0.???	55	01010101	85
p∉	23	Established timings 1 (00h if not used)	00	00000000	0
Established Timings	23	Established timings 2 (00h if not used)	00	00000000	0
	25	Manufacturer's timings (00h if not used)	00	00000000	0
로 크로	26	Standard timing ID1 (01h if not used)	01	00000001	1



		AU OF INDINICS CORPORATION			
	27	Standard timing ID1 (01h if not used)	01	00000001	1
	28	Standard timing ID2 (01h if not used)	01	00000001	1
	29	Standard timing ID2 (01h if not used)	01	00000001	1
	2A	Standard timing ID3 (01h if not used)	01	00000001	1
	2B	Standard timing ID3 (01h if not used)	01	00000001	1
	2C	Standard timing ID4 (01h if not used)	01	00000001	1
	2D	Standard timing ID4 (01h if not used)	01	00000001	1
	2E	Standard timing ID5 (01h if not used)	01	0000001	1
	2F	Standard timing ID5 (01h if not used)	01	00000001	1
	30	Standard timing ID6 (01h if not used)	01	0000001	1
	31	Standard timing ID6 (01h if not used)	01	00000001	1
	32	Standard timing ID7 (01h if not used)	01	0000001	1
	33	Standard timing ID7 (01h if not used)	01	0000001	1
	34	Standard timing ID8 (01h if not used)	01	0000001	1
	35	Standard timing ID8 (01h if not used)	01	00000001	1
		Pixel Clock/10,000			
	36	(LSB)	F4	11110100	244
	07	Pixel Clock/10,000	4.4	00044040	00
	37	(MSB) Horizontal Active = ???? pixels	1A	00011010	26
	38	(lower 8 bits)	00	00000000	0
	30	Horizontal Blanking (Thbp) = 320 pixels (lower	- 00	0000000	
	39	8 bits)	72	01110010	114
		Horizontal Active/Horizontal blanking (Thbp)			
	3A	(upper4:4 bits)	50	01010000	80
	3B	Vertical Active = ??? lines	20	00100000	32
		Vertical Blanking (Tvbp) = ?? lines (DE Blanking typ. for DE			
	3C	only panels)	17	00010111	23
	3D	Vertical Active : Vertical Blanking (Tvbp)	30	00110000	48
#	3E	(upper4:4 bits) Horizontal Sync, Offset (Thfp) = ?? pixels	30	00110000	48
escripter #1	3F	Horizontal Sync, Pulse Width = ??? pixels	20	00100000	32
ript	JI	Vertical Sync, Offset (Tvfp) = ? lines Sync Width = ?	20	00100000	52
Se	40	lines	36	00110110	54
ă	41	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
Timing D	42	Horizontal Image Size =??? mm	2F	00101111	47
Ξ	43	Vertical image Size = ??? mm	BD	10111101	189
•	44	Horizontal Image Size / Vertical image size	10	00010000	16
	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
		Bit[7] 0: Non-interlace, 1: Interlace			
		Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3			
		Bit[4:3] 00: Analog composite, 01: Bipolar analog composite,			
		10: Digital			
		composite, 11: Digital separate			
		Bit[2:1] : The interpretation of bits 2 and 1 is dependent			
		on the decode of			
		bits 4 and 3 - see VESA EDID Spec			
		Bit[0] : See VESA EDID Spec 1.3			
Q	47	==> fix=1A	1A	00011010	26
		Pixel Clock/10,000		00011010	
N _	48	(LSB)	ED	11101101	237
r #2 g #1)		Pixel Clock/10,000			
oter #2 pter #2 ming		Fixer Clock 10,000			
cripter #2 =Timing cripter #1)	49	(MSB)	11	00010001	17
Descripter #2 (=Timing Descripter #1)	49 4A		00	00010001	17 0



	4B	Horizontal Blanking (Thbp) = xxxx pixels (lower 8 bits)	72	01110010	114
		Horizontal Active/Horizontal blanking (Thbp)			
	4C 4D	(upper4:4 bits)	50 20	01010000	80 32
	4D	Vertical Active = xxxx lines Vertical Blanking (Tvbp) = xxxx lines (DE Blanking typ. for	20	00100000	32
	4E	DE only panels)	17	00010111	23
	4F	Vertical Active : Vertical Blanking (Tvbp) (upper4:4 bits)	30	00110000	48
	50	Horizontal Sync, Offset (Thfp) = xxxx pixels	30	00110000	48
	51	Horizontal Sync, Pulse Width = xxxx pixels	20	00100000	32
		Vertical Sync, Offset (Tvfp) = xx lines Sync Width = xx			
	52	lines	36	00110110	54
	53	Horizontal Vertical Sync Offset/Width upper 2 bits	00	00000000	0
	54	Horizontal Image Size =xxx mm	2F	00101111	47
	55	Vertical image Size = xxx mm	BD	10111101	189
	56	Horizontal Image Size / Vertical image size	10	00010000	16
	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000	0
	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000	0
		Bit[7] 0: Non-interlace, 1: Interlace Bit[6:5] 00: Normal display, no strero, see VESA EDID Spec 1.3 Bit[4:3] 00: Analog composite, 01: Bipolar analog composite, 10: Digital			
	50	Bit[0] : See VESA EDID Spec 1.3	4.4	00044040	00
	59	==> fix=1A	1A	00011010	26 0
	5A 5B	Flag Flag	00	00000000	0
	5C	Flag	00	00000000	0
		Data Type Tag: Alphanumeric Data String (ASCII) ==>			
	5D	fix=FE	FE	11111110	
	5E	Flag	00	00000000	0
	5F	Dell P/N 1 st Character	34	00110100	52
f3 ion	60	Dell P/N 2 nd Character	34	00110100	52
er # mat	61	Dell P/N 3 rd Character	50	01010000	80
ript	62	Dell P/N 4 th Character	36	00110110	54
ssci c in	63	Dell P/N 5 th Character	34	00110100	52
Timing Descripter #3 Dell specific information		EDID Revision Bit[6:0] See charts below			
imi S III	64	Bit[7] 0: X-rev, 1: A-rev	80	10000000	128
De	65	Manufacturer P/N	42	01000010	66
	66	Manufacturer P/N	31	00110001	49
	67	Manufacturer P/N	34	00110100	52
	68	Manufacturer P/N	31	00110001	49
	69	Manufacturer P/N	45	01000101	69
	6A	Manufacturer P/N	57	01010111	87
	5, (Manufacturer P/N (If <13 char, then terminate with ASCII	<u> </u>	3.313111	0.
	6B	code 0Ah, set remaining char = 20h)	35	00110101	53
ipt 4	6C	Flag	00	00000000	0
Timing Descript er #4	6D	Flag	00	00000000	0
i ⊢ O o	6E	Flag	00	00000000	0

33 of 34



A V					_
	6F	Data Type Tag: Manufacturer Specified Data 00 ==>fix=00	00	00000000	0
	70	Flag	00	00000000	0
	71	Color Management	00	00000000	0
	72	Panel Structure	41	01000001	65
	73	Frame Rate	21	00100001	33
	74	Light Controller Interface and Luminance	16	00010110	22
	75	Outdoor Features	00	00000000	0
	76	Multi-Media Features	00	00000000	0
	77	Multi-Media Features	00	00000000	0
	78	Special Features #1	00	00000000	0
	79	Special Features #2	09	00001001	9
	7A	Special Features #3	01	0000001	1
	7B	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	0A	00001010	10
	7C	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
	7D	(If <13 char, then terminate with ASCII code 0Ah, set remaining char = 20h)	20	00100000	32
Checksum	7E	Extension flag (# of optional 128 EDID extension blocks to follow, Typ = 0)	00	00000000	0
	7F	Checksum (The 1-byte sum of all 128 bytes in this EDID block shall = 0)	E8	11101000	232

B141EW05 V5 Document Version: 0.1 34 of 34