

CUSTOMER APPROVAL SHEET

CUSTOMER	
MODEL	
CUSTOMER	
APPROVED	
APPROVAL FOR SPECIFICATION	DNS ONLY (Spec. Ver. 0.4)
APPROVAL FOR SPECIFICATION	DNS AND ES SAMPLE (Spec. Ver. 0.4)
APPROVAL FOR SPECIFICATION	ONS AND CS SAMPLE (Spec. Ver. 0.4)

AUO PM :
P/N :
Comment :



Page: 1/34

Doc. Version	0.4
Total Page	34
Date	2009/Jun/2

Product Specification

3.5" COLOR TFT-LCD MODULE

Model Name: A035QN02 VD

Planned Lifetime: 2009/Q2 ~ 2010/Q3 **Phase-out Control:** 20010/Q2 ~ 2010/Q3

EOL Schedule: 2010/Q3

< > Preliminary Specification

 $< \square >$ Final Specification

Note: The content of this specification is subject to change.

© 2009 AU Optronics All Rights Reserved Do Not Copy.





Page: 2/34

0.4

Record of Revision

Version	Revise Date	Page	Content	
0.0	2009/Feb/03		First draft.	
0.1	2009/Mar/05	05	Add [Panel Power Consumption]/[Backlight Power Consumption]	
0.1	2009/Wai/05	06	Update mechanical drawing	
0.2	2009/Mar/11	06	Update mechanical drawing	
0.3	2009/Jun/1	34	Update Application Note	
		5	Update Physical Specifications	
		6	Update Outline Dimension	
		10	Update Backlight Driving Conditions	
0.4	0000/1 /0		Update Command Register Settings	
0.4 2009/Jun/2		26	Update Touch Screen Panel Specifications	
		32,33	Add SHUT in power on sequence	
		34	Update Suggested Circuit	





Contents:

<u>A.</u>	<u>. General Description</u>	4
<u>B.</u>	. Features	4
<u>C.</u>	Physical Specifications	5
<u>D.</u> -		
E.	<u>Electrical Specifications</u>	7
	1. Pin Assignment	7
	2. Absolute Maximum Ratings	9
	3. Electrical Characteristics	10
	a. TFT- LCD Panel (GND=0V)	10
	b. Backlight Driving Conditions	10
	4. AC Timing	11
	a. Display General Information	11
	b. 8-bit Serial Interface	12
	c. SPI Timing Diagram	14
	d. SPI Timing Specification	14
	5. Command Register Settings	15
	a. Serial setting map	15
	b. Description of serial control data	16
<u>F.</u>	Optical specifications (Note 1, 2)	24
<u>G.</u>	Touch Screen Panel Specifications	<u></u>
	1. Electrical Characteristics	26
	2. Mechanical Characteristics	
	3. Life test Condition	
	4. Attention	27
Н.		
<u>l.</u>		
<u>J.</u>	. Application Note	31
	1. Recommended Register Settings	31
	2. Power on/off Sequence	32



Page: 4/34

A. General Description

A035QN02 VD is an amorphous transmissive type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit), a backlight unit and a touch panel.

B. Features

- 3.5-inch display with integrated resistive type touch panel
- QVGA resolution in RGB stripe dot arrangement
- Single power, DC/DC integrated
- High brightness
- 3-wire register setting
- Interfaces: serial RGB 8-bit
- Wide viewing angle
- 3-in-1 FPC for LCD signals, backlight LED power and touch panel
- Green design




Page: 5/34

C. Physical Specifications

NO.	ltem	Unit	Specification	Remark
1	Display Resolution	dot	320 RGB (H)×240(V)	
2	Active Area	mm	70.08(H)×52.56(V)	
3	Screen Size	inch	3.5(Diagonal)	
4	Dot Pitch	mm	0.073(H)×0.219(V)	
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		16.7M Colors	Note 3
7	Overall Dimension	mm	118.6(H) × 38.0(V) × 5.7(T)	Note 2
8	Weight	g	66	
9	Display Mode		Normally White	
10	Gray Level Inversion Direction		6 O'clock	
11	Panel surface Treatment		Anti-Glare, 3H	
12	Panel Power Consumption	W	30	Note 4
13	Backlight Power Consumption	mW	396	

Note 1: Below figure shows dot stripe arrangement.



Note 2: Not including FPC. Refer to the drawing next page for further information.


Note 3: The full color display depends on 24-bit data signal (pin 4~27).

Note 4: Please refer to Electrical Characteristics chapter.



Page: 6/34

D. Outline Dimension



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Version

Page: 7/34

0.4

E. Electrical Specifications

1. Pin Assignment

No.	Pin Name	I/O	Description	Remarks
1	LED_C	Р	Cathode foe LED back-light	
2	LED_A	Р	Anode for LED back-light	
3	NC		No connection. Please leave it open	
4	X1	0	Touch Panel Right Electrode	
5	Y2	0	Touch Panel Bottom Electrode	
6	X2	0	Touch Panel Left Electrode	
7	Y1	0	Touch Panel Top Electrode	
8	NC		No connection. Please leave it open	
9	VGH	С	Stabilizing capacitor	
10	C2P	С	Booster capacitor	
11	C2N	С	Booster capacitor	
12	C1P	С	Booster capacitor	
13	C1N	С	Booster capacitor	
14	VGL	С	Stabilizing capacitor	
15	C3N	С	Booster capacitor	
16	C3P	С	Booster capacitor	
17	VCIX2	С	Stabilizing capacitor	
18	CYP	С	Booster capacitor	
19	CYN	С	Booster capacitor	
20	VCI	Р	Booster input voltage pin	
21	GND	С	Power Grounding	
22	VCIM	С	Booster capacitor	
23	CXP	С	Booster capacitor	
24	CXN	С	Booster capacitor	
25	RESET	I	System reset pin	
26	VDDIO	Р	Voltage input pin for logic I/O	
27	VCORE	С	Stabilizing capacitor	
28	GND	G	Power Grounding	
29	CSB	I	Chip select pin of serial interface	
30	SDI	I	Data input pin in serial mode	
31	SCK	I	Clock input pin in serial mode	



Page: 8/34

		ſ	1	
32	DEN	I	Data enable pin from controller	
33	DB7	I	Serial data (MSB)	
34	DB6	ļ	Serial data	
35	DB5	I	Serial data	
36	DB4	Į	Serial data	
37	DB3	I	Serial data	
38	DB2	I	Serial data	
39	DB1	I	Serial data	
40	DB0	I	Serial data	
41	HSYNC	ı	Line synchronization signal	Fixed to VDDIO or
41	TISTING	ı	Line synchronization signal	VSS if not used.
42	VSYNC	ı	Frame synchronization signal	Fixed to VDDIO or
42	VSTNC	ı	Frame Synchronization Signal	VSS if not used
43	DOTCLK	I	Dot-clock and oscillator source	
44	NC		No connection. Please leave it open	
45	VLCD63	С	Stabilizing capacitor	
46	VCOMH	С	Stabilizing capacitor	
47	VCOML	С	Stabilizing capacitor	
48	CDMUO	С	Stabilizing capacitor	
49	CSVCMP	С	Stabilizing capacitor	
50	CSVCMN	С	Stabilizing capacitor	

I: Input pin; P: Power pin; G: Ground pin; C: capacitor pin



Version

Page: 9/34


0.4

2. Absolute Maximum Ratings

Items	Symbol	Va	lues	Unit	Condition	
items	Syllibol	Min.	Max.	Oilit	Condition	
Power Voltage	VCI / VDDIO	-0.3	4	V		
LED Reverse Voltage	Vr		5	V	One LED	
LED Forward Current	lf		25	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.





Page: 10/34

3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

a. TFT- LCD Panel (GND=0V)

	Parameter	Symbol	Min	Тур	Max	Unit	Notes
Power Supply	Power Supply		3.0	3.3	3.6	V	
Power Supply		VDDIO	2.8	3.3	3.6	V	
Frame Frequenc	Frame Frequency			60		Hz	
Dot Data Clock	8 bits serial without dummy			15	24	MHz	
Dot Data Clock 8 bits serial with dummy		DCLK		20	32	IVIITZ	
,		\ r	0		0.2 x	V	
Input Signal Volt	200	Vi	0		VDDIO	V	
input Signal void	aye	VI	0.8 x		VDDIO	V	
			VDDIO		VDDIO	V	
VCOM High Voltage		VCOMH	3.3		6	V	
VCOM Low Voltage		VCOML	-2.5			V	
Current Consumption		IVCC		7	10	mΛ	VCC=
Current Consum	puon	1000		,	10	mA	3.3V

b. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Ι _L		20	22	mA	single serial
LED Supply Voltage	V_{L}	18		21.6	V	single serial
LED Life Time	LL	10,000			Hr	Note 2, 3,

Note 1: LED backlight is six LEDs serial type.


- Note 2: The "LED life time" is defined as the time for the module brightness to decrease to 50% of the initial value at Ta=25°C, I_L=20mA
- Note 3: The LED lifetime could be decreased if operating $I_{\scriptscriptstyle L} \text{is larger than } 25\text{mA}$



Page: 11/34

4. AC Timing

a. Display General Information



Reset Pulse Width:



Characteristics		Symbol	Target Min	Target Typ	Target Max	Units
DOTOLK Fraguency	8 bits serial without Dummy	f	-	15	24	MHz
DOTCLK Frequency	8 bits serial with Dummy	-f _{DOTCLK}	-	20	32	IVITZ
DOTCLK Period	8 bits serial without Dummy	4	42	67	-	nSec
DOTCLK Pellod	8 bits serial with Dummy	TDOTCLK	31	50	-	nsec
Vertical Sync. Setup Tim	e	t_{vsys}	5	-	-	nSec
Vertical Sync. Hold Time		\mathbf{t}_{vsyh}	5	-	-	nSec
Horizontal Sync. Setup Time		t _{hsys}	5	-	-	nSec
Horizontal Sync. Hold Ti	me	t _{hsyh}	5	-	-	nSec
Phase Difference of Syn	c. Signal Falling Edge	t _{hv}	0	-	320	t _{DOTCLK}
DOTCLK Low Period		t _{CKL}	16	-	-	nSec
DOTCLK High Period		t _{CKH}	16	-	-	nSec
Data Setup Time		t _{ds}	10	-	-	nSec
Data Hold Time		t _{dh}	10	-	-	nSec
Reset Pulse Width		t _{RES}	2.5	-	-	uSec
Rise/Fall Time		t _r /t _f	5	-	25	nSec



Page: 12/34

b. 8-bit Serial Interface




Table: 8-bit Serial Interface HV Sync. Mode without Dummy Timing Characteristics

	· · · · · · · · · · · · · · · · · · ·		10/00/410 14	
	Characteristics		HV SYNC Mode	Units
	Characteristics		Without Dummy	• Times
Seria	al Clock Frequency	1/t _{DOTCLK}	15	MHz
	One Line Period	t _H	1008	t _{DOTCLK}
Horizontal	Active Data Period	t _{DATA}	960	t _{DOTCLK}
Honzontai	Horizontal Back Porch	t _{HBP}	24	t_{DOTCLK}
	Horizontal Front Porch	t _{HFP}	24	t_{DOTCLK}
	One Field Period	t _V	244	\mathbf{t}_{H}
Vertical	Active Line Period	t _{AL}	240	t _H
verucar	Vertical Back Porch	t_{VBP}	2	t _H
	Vertical Front Porch	t_{VFP}	2	t _H



Page: 13/34

Table: 8-bit Serial Interface HV Sync. Mode with Dummy Timing Characteristics

	Characteristics	Symbol	HV SYNC Mode With Dummy	Units
Seri	al Clock Frequency	1/t _{DOTCLK}	20	MHz
	One Line Period	t _H	1344	t _{DOTCLK}
Horizontal	Active Data Period	t _{DATA}	1280	t _{DOTCLK}
Honzontai	Horizontal Back Porch	t _{HBP}	32	t _{DOTCLK}
	Horizontal Front Porch	t _{HFP}	32	t _{DOTCLK}
	One Field Period	t _V	244	t _H
Vertical	Active Line Period	t _{AL}	240	t _H
vertical	Vertical Back Porch	t _{VBP}	2	t _H
	Vertical Front Porch	t _{VFP}	2	t _H

Table: 8-bit Serial Interface DEN Mode without Dummy Timing Characteristics

	Characteristics	Symbol	DEN Mode Without Dummy	Units
Seria	al Clock Frequency	1/t _{DOTCLK}	15	MHz
	One Line Period	t _H	1008	t _{DOTCLK}
Horizontal	Active Data Period	t _{DATA}	960	t _{DOTCLK}
	Data Enable Period	t _{DEN}	960	t _{DOTCLK}
Vertical	One Field Period	t _V	244	t _H
vertical	Active Line Period	t _{AL}	240	t _H

Table: 8-bit Serial Interface DEN Mode with Dummy Timing Characteristics

	Characteristics	Symbol	DEN Mode With Dummy	Units
Seri	al Clock Frequency	1/t _{DOTCLK}	20	MHz
	One Line Period	t _H	1344	t _{DOTCLK}
Horizontal	Active Data Period	t _{DATA}	1280	t _{DOTCLK}
	Data Enable Period	t _{DEN}	1280	t _{DOTCLK}
Vertical	One Field Period	t _V	244	t _H
vertical	Active Line Period	t _{AL}	240	t _H







Page: 14/34

c. SPI Timing Diagram

Write Mode RW="0"





d. SPI Timing Specification

Item	Symbol	Conditions	Min	Typical	Max	Unit
Serial clock frequency	tfclk				20	MHz
Serial clock cycle time	tclk		50			nsec
Clock low width	tsl		25			nsec
Clock high width	tsh		25			nsec
Chip select set up time	tcss		0			nsec
Chip select hold time	tcsh		10			nsec
Chip select high delay time	tcsd		20			nsec
Data set up time	tds		5			nsec
Data hold time	tdh		10			nsec



Page: 15/34

5. Command Register Settings

a. Serial setting map

								_											
Reg#	Register	*	D/C	IB15	IB14	IB13	IB12	IB11	IB10	IB09	IB08	IB07	IB06	IB05	IB04	IB03	IB02	IB01	IB00
R	Index	0	0	*	*	*	*	*	*	*	*	*	ID6	ID5	ID4	ID3	ID2	ID1	ID0
R01h	Driver output	0	1	0	0	*	*	*	*	TB	RL	1	1	1	0	1	1	1	1
KOIII	(2AEFh)			0	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1
R03h	ower control (1)	0	1	*	*	*	*	BT2	BT1	ВТ0	0	*	*	*	*	*	*	*	0
RUSII	(920Eh)			1	0	0	1	0	0	1	0	0	0	0	0	1	1	1	0
R0Ch	ower control (2)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
	(0005h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
R0Dh	ower control (3)	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
T (OBIT	(000Ch)			0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0
R0Eh	ower control (4)	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
T CEIT	(3100h)			0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0
R10h	Uniformity	0	1	0	0	0	0	0	0	0	0	ENSVIN	1	0	1	1	1	0	0
KTOII	(00DCh)			0	0	0	0	0	0	0	0	1	1	0	1	1	1	0	0
R12h	Entry Control	0	1	0	0	0	0	0	0	0	0	0	*	*	*	IFS1	IFS0	0	0
1(1211	(0050h)			0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0
R16h	lorizontal porch	0	1	XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
KTOIT	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0
R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
1(1711	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
R1Eh	ower control (5)	0	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
	(00A4h)			0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0
R30h	γ control (1)	0	1	The	e regis	ster setting	g of R30)h ~ R3B	h is adju	usted aft	er optica	ıl measure	ement	under g	amma :	2.2 crite	ria. Plea:	se refer	to our
rtoon	(0304h)							re	commer	nded reg	ister set	tings for b	etter p	erforma	ance.				
R31h	γ control (1)	0	1																
13111	(0507h)																		
R32h	γ control (1)	0	1																
13211	(0405h)																		
R33h	γ control (1)	0	1																
13311	(0007h)																		
R34h —	γ control (1)	0	1																
1/04[]	(0507h)																		
R35h —	γ control (1)	0	1																



Page: 16/34

	γ control (1)	0	1
R36h	(0605h)		
R37h	γ control (1)	0	1
113/11	(0103h)		
R3Ah	γ control (2)	0	1
NOAII	(000Fh)		
R3Bh	y control (2)	0	1
IVADII	(000Fh)		

NOTE:

- 1. "*" is for engineering reserved register setting, and please follow the suggested value.
- 2. The map shows the recommended values of the LCM, which should be written into the ASIC. However, R16h and R17h are showed default value.
- 3. Please refer to our recommended register settings section for better performance.

b. Description of serial control data

R01h	Driver output	0	1	0	0	*	*	*	*	ТВ	RL	1	1	1	0	1	1	1	1
10111	2AEF			0	0	1	0	1	0	1	0	1	1	1	0	1	1	1	1

TB: Selects the vertical scanning direction of the display.

When TB = "1", the scanning direction is from top to bottom.

When TB = "0", the scanning direction is from bottom to top.


RL: Selects the horizontal scanning direction of the display.

When RL = "1", the scanning direction is from right to left.

When RL = "0", the scanning direction is from left to right.

Note:

1. When the display surface is upward and the FPC golden finger is toward the right, "top", "bottom", "left" and "right" are defined as in the picture below:



2. Please refer to our recommended register settings section for better performance.



Page: 17/34



R03h	Power control	0	1	*	*	*	*	BT2	BT1	ВТ0	0	*	*	*	*	*	*	*	0
KUSII	(920Eh)			1	0	0	1	0	0	1	0	0	0	0	0	1	1	1	0

BT2-0: Control the step-up factor of the step-up circuit. Adjust the step-up factor according to the power-supply voltage to be used.

BT2	BT1	ВТ0	V _{GH} output	V _{GL} output	V _{GH} booster ratio	V _{GL} booster ratio
0	0	0	V _{CIX2} x3	- V _{GH} + VCI	6	-5
0	0	1	V _{CIX2} x3	- V _{GH} + V _{CIX2}	6	-4
0	1	0	V _{CIX2} x3	- V _{CIX2}	6	-2
0	1	1	V _{CIX2} x2+VCI	- V _{GH}	5	-5
1	0	0	V _{CIX2} x2+VCI	- V _{GH} + V _{CIX2}	5	-4
1	0	1	V _{CIX2} x2+VCI	- V _{GH} + V _{CIX2} x2	5	-3
1	1	0	V _{CIX2} x2	- V _{GH}	4	-4
1	1	1	VCIX2x2	- V _{GH} +VCI	4	-3

NOTE: Please refer to our recommended register settings section for better performance.

R0Ch	Power control	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	VRC2	VRC1	VRC0
Kucii	(0005h)			0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	10

VRC[2:0]: Adjust VCIX2 output voltage. The adjusted level is indicated in the chart below VRC2-0 setting.

_	-						
VRC2	VRC1	VRC0	V _{CIX2} voltage				
0	0	0	5.1V				
0	0	1	5.3V				
0	1	0	5.5V				
0	1	1	5.7V				
1	0	0	5.9V				
1	0	1	6.1V				
1	1	0	Reserved				
1	1	1	Reserved				

NOTE: Please refer to our recommended register settings section for better performance.

R0Dh	Power control	0	1	0	0	0	0	0	0	0	0	0	0	0	0	VRH3	VRH2	VRH1	VRH0
Nobii	(000Ch)			0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0

VRH3-0: Set amplitude magnification of gamma reference voltage VLCD63. These bits amplify the VLCD63 voltage 1.78 to 3.00 times the Vref voltage set by VRH3-0.

VRH3	VRH2	VRH1	VRH0	V _{LCD63} Voltage
0	0	0	0	Vref x 2.815



Page: 18/34

0	0	0	1	Vref x 2.905
0	0	1	0	Vref x 3.000
0	0	1	1	Vref x 1.780
0	1	0	0	Vref x 1.850
0	1	0	1	Vref x 1.930
0	1	1	0	Vref x 2.020
0	1	1	1	Vref x 2.090
1	0	0	0	Vref x 2.165
1	0	0	1	Vref x 2.245
1	0	1	0	Vref x 2.335
1	0	1	1	Vref x 2.400
1	1	0	0	Vref x 2.500
1	1	0	1	Vref x 2.570
1	1	1	0	Vref x 2.645
1	1	1	1	Vref x 2.725

NOTE: Please refer to our recommended register settings section for better performance.

R0Eh	Power control	0	1	0	0	VCOMG	VDV4	VDV3	VDV2	VDV1	VDV0	0	0	0	0	0	0	0	0
KULII	(3100h)			0	0	1	1	0	0	0	1	0	0	0	0	0	0	0	0

VCOMG: When VCOMG = "1", it is possible to set output voltage of VCOML to any level, and the instruction (VDV4-0) becomes available. When VCOMG = "0", VCOML output is fixed to Hi-z level, VCI2 output for VCOML power supply stops, and the instruction (VDV4-0) becomes unavailable.

Set VCOMG according to the sequence of power supply setting flow as it relates with power supply operating sequence.

VDV4-0: Set the alternating amplitudes of VCOM at the VCOM alternating drive.

These bits amplify VCOM amplitude 0.6 to 1.23 times the VLCD63 voltage.

When VCOMG = "0", the settings become invalid.

VDV4	VDV3	VDV2	VDV1	VDV0	VCOMA
0	0	0	0	0	VLCD63 x 0.60
0	0	0	0	1	VLCD63 x 0.63
		: : : :			Step = 0.03
0	1	1	0	1	VLCD63 x 0.99
0	1	1	1	0	VLCD63 x 1.02
0	1	1	1	1	Reserved



Page: 19/34

1	0	0	0	0	VLCD63 x 1.05
1	0	0	0	1	VLCD63 x 1.08
		:			
		:			Step = 0.03
		:			
1	0	1	0	1	VLCD63 x 1.20
1	0	1	1	0	VLCD63 x 1.23
1	0	1	1	1	Reserved
1	1	*	*	*	Reserved

NOTE: Please refer to our recommended register settings section for better performance.

R10h	Uniformity	0	1	0	0	0	0	0	0	0	0	ENSVIN	1	0	1	1	1	0	0
KIOII	(00DCh)			0	0	0	0	0	0	0	0	1	1	0	1	1	1	0	0

ENSVIN:

When ENSVIN = '1', uniformity improvement scheme is enabled.

When ENSVIN = '0', uniformity improvement scheme is disabled.

R12h	Entry Mode	0	1	0	0	0	0	0	0	0	0	0	*	*	*	IFS1	IFS0	0	0
IX IZII	(0050h)			0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0

IFS1-0: Selection for HV SYNC, DEN, with and without dummy modes.

IF1	IF0	Interface
0	0	8-bit serial RGB DEN Mode (Without Dummy)
0	1	8-bit serial RGB DEN Mode (With Dummy)
1	0	8-bit serial RGB HV SYNC Mode (Without Dummy)
1	1	8-bit serial RGB HV SYNC Mode (With Dummy)

R16h	Horizontal	0	1	XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	0	HBP5	HBP4	HBP3	HBP2	HBP1	HBP0
KIOII	(9F86h)			1	0	0	1	1	1	1	1	1	0	0	0	0	1	1	0

XL7-0: Set the number of valid pixel per line.

XL8	XL7	XL6	XL5	XL4	XL3	XL2	XL1	XL0	# of pixels per line
0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	1	2
0	0	0	0	0	0	0	1	0	3



Page: 20/34

				:					:
				:					step = 1
				:					:
1	0	0	1	1	1	1	1	0	319
1	0	0	1	1	1	1	1	1	320
1	0	1	*	*	*	*	*	*	reserved
1	1	*	*	*	*	*	*	*	reserved

HBP5-0: Set the delay period from falling edge of HSYNC signal to first valid data.


The pixel data exceed the range set by XL8-0 and before the first valid data will be treated as dummy data.

LIDDE	LIDDA	LIDDA	LIDDA	LIDD4	LIDDO	# of clock cycle	e of DOTCLK
HBP5	HBP4	HBP3	HBP2	HBP1	HBP0	8-bit RGB (without dummy)	8-bit RGB (with dummy)
0	0	0	0	0	0	6	8
0	0	0	0	0	1	9	12
0	0	0	0	1	0	12	16
0	0	0	0	1	1	15	20
0	0	0	1	0	0	18	24
0	0	0	1	0	1	21	28
0	0	0	1	1	0	24	32
						:	:
			:			step = 3	step = 4
			:			:	:
1	1	1	1	1	0	192	256
1	1	1	1	1	1	195	260


Example for 8-bit RGB Interface (without dummy):



Page: 21/34



Example for 8-bit RGB Interface (with dummy):



R17h	Vertical porch	0	1	0	0	0	0	0	0	0	0	VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0
KIIII	(0002h)			0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

VBP7-0: Set the delay period from falling edge of VSYNC to first valid line.

The line data within this delay period will be treated as dummy line.


VBP7	VBP6	VBP5	VBP4	VBP3	VBP2	VBP1	VBP0	# of lines per frame
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
			;					:
			:	:				step = 1
			;	:				:

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 22/34

1	1	1	0	1	1	1	1	239
1	1	1	1	0	0	0	0	240
1	1	1	1	*	*	*	*	reserved



R1Fh	Power	0	1	0	0	0	0	0	0	0	0	nOTP	0	VCM5	VCM4	VCM3	VCM2	VCM1	VCM0
IXILII	(00A4h)			0	0	0	0	0	0	0	0	1	0	1	0	0	1	0	0

nOTP: nOTP equals to "0" after power on reset and VCOMH voltage equals to programmed OTP value.

When nOTP set to "1", setting of VCM5-0 becomes valid and voltage of VCOMH can be adjusted.

VCM5-0: Set the VCOMH voltage if nOTP = "1". These bits amplify the VCOMH voltage 0.36 to 0.99 times the VLCD63 voltage by step = 0.01.

NOTE: Please refer to our recommended register settings section for better performance.

R30h	γ control (1)	The register setting of R30h ~ R3Bh is adjusted after optical measurement under gamma
1.0011	(0000h)	2.2 criteria. Please refer to our recommended register settings for better performance.
R31h	γ control (1)	
1.0111	(0200h)	
R32h	γ control (1)	
13211	(0001h)	
R33h	γ control (1)	
13311	(0700h)	
R34h	γ control (1)	
113411	(0405h)	
R35h	γ control (1)	
13311	(0202h)	
R36h	γ control (1)	
13011	(0707h)	



Page: 23/34

R37h	γ control (1)
13711	(0006h)
R3Ah	γ control (2)
INDAII	(0700h)
R3Bh	γ control (2)
IVODII	(0003h)



Version

Page: 24/34


0.4

F. Optical specifications (Note 1, 2)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 3
Fall	Tf		-	15	25	ms	
Contrast ratio	CR	At optimized	150	300			Note 5, 6
Contrast ratio	CK	viewing angle	130	300	_		Note 5, 6
Viewing Angle							
Тор			35	50	-		
Bottom		CR≧10	40	55	-	deg.	Note 7, 8
Left			45	60	-		
Right			45	60	-		
Brightness	Y _L	<i>θ</i> =0°	280	350	-	cd/m ²	Note 9
NTSC			50	60		%	
White Chromaticity	Х	<i>θ</i> =0°	0.26	0.31	0.36		
vville Chilomaticity	у	<i>θ</i> =0°	0.28	0.33	0.38		

Note 1: Measurement should be performed in the dark room, optical ambient temperature =25°C, and backlight current I_L=20 mA

Note 2: To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.




Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.



Page: 25/34



Note 4. From liquid crystal characteristics, response time will become slower and the color of panel will become darker when ambient temperature is below 25 °C.

Note 5. Contrast ratio is calculated with the following formula.

Contrastratio = $\frac{\text{Photo detector output when LCD is at "White" state}}{\text{Photo detector output when LCD is at "Black" state}}$

Note 6. White Vi=Vi50 μ 1.5V

Black Vi=Vi50 ± 2.0V


"±" means that the analog input signal swings in phase with COM signal.

"µ" means that the analog input signal swings out of phase with COM signal.

Vi50 :The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7. Definition of viewing angle: refer to figure as below.



Note 8. The viewing angles are measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 9. Brightness is measured at the center point of the display area.



Version

Page: 26/34


0.4

G. Touch Screen Panel Specifications

1. Electrical Characteristics

Item		Min.	Max.	Unit	Remark	
Rate DC Volt		7	V			
Resistance	X (Film)	350	1400	Ω	At connector	
Resistance	Y (Glass)	150	800	2.2	At connector	
Linearity	Linearity				Note 1, test by 250 gf	
Chattering		10	ms	At connector pin		
Insulation Resis	tance	10M		Ω	DC 25V	

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.




2. Mechanical Characteristics

ltem	Min.	Max.	Unit	Remark
Hardness of Surface	3		Н	JIS K-5400
Activation Force (Pen or Finger)	5	80	gf	Note 1

Note 1: Within "guaranteed active area", but not on the edge and dot-spacer.

Note 2: Activation force measurement is under test condition as figure below.






Page: 27/34

0.4


3. Life test Condition

ltem	Min.	Max.	Unit	Remark
Notes Life	10 ⁵		words	Note 1, 2
Input Life	10 ⁶		times	Note 1, 3

Note 1: Notes Life test condition (by pen): slide on central 2/3 of active area and use R 0.8mm polyacecal pen, input force : 250gf, frequency : 60mm/sec. Sliding from A to B complete 1 time. shown as figure 2.



Note 2: Input Life test condition (by finger): test position on active area center and use R8.0mm silicon rubber (hardness 60°), test force: 250gf, frequency: 2times/sec. shown as figure.



4. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1. Do not design enclosure pressing the view area to prevent from miss input.
- 2. Enclosure support must not touch with view area.
- 3. Use elastic or non-conductive material to enclosure touch panel.
- 4. Do not bond film of touch panel with enclosure.
- 5. The touch panel edge is conductive. Do not touch it with any conductive part after mounting.
- 6. If user wants to cleaning touch panel by air gun, pressure 2kg/cm2 below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7. Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face with vacuum.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 28/34

- 8. Do not lift LCD module by FPC.
- 9. Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning.

 Do not use any organic solvent, acid or alkali liquor.
- 10. Do not pile touch panel. Do not put heavy goods on touch panel.

Recommendation of the cushion area:





Page: 29/34

H. Reliability Test Items

No.	Test items	Conditions		Remark
1	High Temperature Storage	Ta= 80°C		
2	Low Temperature Storage	Ta= -30°C	240Hrs	
3	High Temperature Operation	Ta= 70°C	240Hrs	
4	Low Temperature Operation	Ta= -20°C	240Hrs	
5	High Temperature & High Humidity	Ta= 60°C. 90% RH	240Hrs	Operation
6	Heat Shock	-25°C~70°C, 50 cycle, 2	2Hrs/cycle	Non-operation
		Random vibration:		
7	Vibration (With Carton)	0.015G ² /Hz from 5~200Hz		IEC 68-34
		–6dB/Octave from 200∼500H	Z	
8	Drop (With Carton)	Height: 66cm 1 corner, 3 edges, 6 surfaces		

Note 1: In the standard conditions, there is no display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 2: Ta: Ambient temperature.




Version

Page: 30/34

0.4

I. Packing Form





Page: 31/34

J. Application Note

1. Recommended Register Settings

Register	Setting
R01	"2AEF"h
R03	"920E"h
R0C	"0005"h
R0D	"000C"h
R0E	"3100"h
R10	"00DC"h
R12	"0050"h, which is set to be DEN mode and
K12	RGB without dummy data
R16	H/V blanking setting if necessary.
R17	TITY DISTINITY SELLING IT HECESSALY.
R1E	"00A4"h
R30	"0304"h
R31	"0507"h
R32	"0405"h
R33	"0007"h
R34	"0507"h
R35	"0004"h
R36	"0605"h
R37	"0103"h
R3A	"000F"h
R3B	"000F"h

NOTE:


- 1. The different sequence of registers setting would not affect the normal behavior of LCM.
- 2. Please refer to the POWER ON/OFF sequence section for register setting timing as power-on.



Page: 32/34

2. Power on/off Sequence

Power On



Characteristics	Symbol	Min	Тур	Max	Unit
VDDIO on to falling edge of SHUT	tp-shut	1	-	_	uSec
DOTCLK	tclk-shut	1	-	-	clk
Falling edge of SHUT to display on	tshut-on	-	-	10	frame
1 line: 336 clk		-	164	-	mSec
1frame: 244 line					
DOTCLK = 5.0 MHz					

Note1: It is necessary to input DOTCLK before the falling edge of SHUT.


Note2: Display starts at 10th falling edge of VSTNC after the falling edge of SHUT





Page: 33/34

Power Off



Characteristics	Symbol	Min	Тур	Max	Unit
Falling edge of RESET to display off	tshut-off	2	-	10	frame
1 line: 336 clk 1frame: 244 line		32.8	-	-	mSec
DOTCLK = 5.0 MHz					
Input-signal-off to Vcc off	toff-vdd	1	-	-	uSec

Note1: DOTCLK must be maintained at lease 2 frames after the rising edge of SHUT.

Note2: Display become off at the 2nd falling edge of VSTNC after the falling edge of SHUT.

Note3: If RESET signal is necessary for power down, provide it after the 2-frames-cycle of the SHUT period.



Version

Page: 34/34

0.4

3. Suggested Circuit

The suggested circuit and recommended capacitor sepcification are both showed as follows. Please refer to the design for better display quality.

