

(	) Preliminary Specifications
(√	) Final Specifications

Module	15.6"HD 16:9 Color TFT-LCD with LED Backlight design			
Model Name	B156XTN03.1 (H/W:2A)			
Note ( ♠ )	LED Backlight with driving circuit design			

Customer	Date					
Checked & Approved by	Date					
Note: This Specification is subject to change without notice.						

Approved by	Date				
<u>BuffyChen</u>	07/04/2012				
Prepared by	Date				
<u>Brenda Lu</u>	<u>07/04/2012</u>				
NBBU Marketing Division AU Optronics corporation					



# **Contents**

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	13
5.1 TFT LCD Module	
5.2 Backlight Unit	
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	29
9.3 Shipping Package of Palletizing Sequence	30
10 Appendix: FDID Description	31



# **Record of Revision**

Version and Date Page		ersion and Date Page Old description		New Description	Remark
1.0	2012/06/27	All		Final SPEC for Customer	
1.1	2012/07/04	All		Connector P/N revision	



## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.



# 2. General Description

B156XTN03.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B156XTN03.1 is designed for a display unit of notebook style personal computer and industrial machine.

## 2.1 General Specification

The following items are characteristics summary on the table at 25  $^\circ$ C condition:

Items	Unit	Specification	Specifications				
Screen Diagonal	[mm]	394.9					
Active Area	[mm]	344.2 X193.	344.2 X193.5				
Pixels H x V		1366x3(RGE	3) x 768				
Pixel Pitch	[mm]	0.252X0.252	)				
Pixel Format		R.G.B. Verti	cal Stripe				
Display Mode		Normally W	hite				
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m²]	200 typ. (5 p 170 min. (5					
Luminance Uniformity		1.25 max. (5	5 points)				
Contrast Ratio		500 typ.					
Response Time	[ms]	8 typ/16 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	3.65 max. (Include Logic and Blu power)					
Weight	[Grams]	350 max.					
Physical Size			Min.	Тур.	Max.		
Include bracket	[mm]	Length	359.0	359.5	360.0		
	[[[[]]]]	Width	223.3	223.8	224.3		
		Thicknessss 3.2					
Electrical Interface		1 Lane eDP	ı				
Glass Thickness	[mm]	0.4					
Surface Treatment		Glare, hardness 3H					
Support Color		262K colors ( RGB 6-bit )					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Comp	oliance				




# 2.2 Optical Characteristics


ltem		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	170	200	-	cd/m²	1, 4, 5.
		ΘR	Horizontal (Right)	40	45	-	degre	
Viewine Ar		θι	CR = 10 (Left)	40	45	-	е	
Viewing Ar	igie	Ψн	Vertical (Upper)	10	15	-		4, 9
		Ψι	CR = 10 (Lower)	30	35	-		
Luminance Un	iformity	<b>δ</b> 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	<b>δ</b> 13P	13 Points	-	-	1.60		2, 3, 4
Contrast R	Contrast Ratio			400	500	-		4, 6
Cross tal	k	%				4		4, 7
Response T	ime	T <sub>RT</sub>	Rising + Falling	-	8	16		
	Pod	Rx		0.550	0.580	0.610		
	Red	Red Ry		0.305	0.335	0.365		
	Croon	Gx		0.300	0.330	0.360		
Color /	Green	Gy		0.535	0.565	0.595		
Chromaticity Coodinates		Bx	CIE 1931	0.125	0.155	0.185		4
Cooumaios	Blue	Ву		0.110	0.140	0.170		7
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2	Maximum Brightness of five points
δ <sub>W5</sub> =	Minimum Brightness of five points
2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points

### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after



lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points,  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)= Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)




 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






# Product Specification

# AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin





# 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

## 4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



### 5. Electrical Characteristics

### 5.1 TFT LCD Module

## 5.1.1 Power Specification


Input power specifications are as follows;

The power specification are measured under  $25^{\circ}$ C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	0.85	[Watt]	Note 1
IDD	IDD Current	-	-	166	[mA]	Note 1
IRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iblack)

### Note 2: Measure Condition




Vin rising time



## 5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off. Signal electrical characteristics are as follows;






	Display port main link										
		Min	Тур	Max	unit						
VCM	RX input DC Common Mode Voltage		0		V						
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV						

Fallow as VESA display port standard V1.1a.



## Display Port AUX\_CH signal:



Display port AUX_CH									
		Min	Тур	Max	unit				
VCM	AUX DC Common Mode Voltage		0		V				
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V				

Fallow as VESA display port standard V1.1a.

# **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	٧

Fallow as VESA display port standard V1.1a.



# 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.8	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =20 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level		2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.8	[Volt]	
PWM Logic Input High Level		2.5	-	5.5	[Volt]	
PWM Logic Input Low Level	VPWM_EN	-	-	0.8	[Volt]	Define as Connector
PWM Input Frequency	FPWM	200	1K	10K	Hz	Interface (Ta=25°C)
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



# 6. Signal Interface Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	36	6
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
		•			•		1		1			•	
		,							,			;	
							•					٠	
		•					:		:			:	
		i							,			i	
		٠					•		٠			٠	
		:			:				:			:	
		í					ì		í			í	
		٠			•		1		٠			١	
768th Line	R	G	В	R	G	В		R	G	В	R	G	В

17 of 34



# **6.2 Integration Interface Requirement**

# 6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-02 or compatible
Mating Housing/Part Number	IPEX 20455-030T-01 or compatible

B156XTN03.1 Document Version : 1.1 18 of 34



# 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.


PIN NO		rechnology for LCD interface and high speed data transfer device.  Function
1	NC	No Connect
2	H_GND	High Speed Ground
3	NC	No Connect
4	NC	No Connect
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect

B156XTN03.1 Document Version : 1.1 19 of 34




# **Product Specification**

AU OPTRONICS CORPORATION



Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off, internal circuit of eDP inputs are as following.





# **6.3 Interface Timing**

# 6.3.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-		60	-	Hz
Clock frequency		1/T <sub>Clock</sub>	65	72	80	MHz
	Period	T <sub>V</sub>	780	790	768+A	
Vertical	Active	<b>T</b> <sub>VD</sub>		768		<b>T</b> Line
Section	Blanking	T∨B	12	22	Α	
Horizontal Section	Period	T <sub>H</sub>	1426	1426	1366+B	
	Active	<b>T</b> HD		1366		<b>T</b> Clock
	Blanking	Тнв	60	96	В	

Note 1: The above is as optimized setting

**Note 2:** The maximum clock frequency = (1366+B)\*(768+A)\*60<80MHz

B156XTN03.1 Document Version : 1.1 21 of 34




# **Product Specification**

AU OPTRONICS CORPORATION


## 6.4 Power ON/OFF Sequence

### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only

156XTN03.1 Document Version : 1.1



# **Product Specification**

AU OPTRONICS CORPORATION

### Display Port panel power sequence timing parameter:

Timing	Description	Devel les		Limits		Notes
parameter		Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
<b>T7</b>	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

- -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.


23 of 34 B156XTN03.1 Document Version : 1.1



# Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	
T20	1*	-

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

B156XTN03.1 Document Version : 1.1 24 of 34

<sup>\*</sup>T<sub>PWM</sub>= 1/PWM Frequency



# **Product Specification**

AU OPTRONICS CORPORATION

## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

### **Test Spec:**

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

• Active time: 2 ms

Pulse: X.Y.Z. one time for each side

# 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20 $^{\circ}$ to 60 $^{\circ}$ , Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

B156XTN03.1 Document Version: 1.1




### 8. Mechanical Characteristics

### 8.1 LCM Outline Dimension


### 8.1.1 Standard Front View

The drawing following 2D standard drawing and remark.





## 8.1.2 Standard Rear View





# 9. Shipping and Package

# 9.1 Shipping Label Format





B156XTN03.1

Manufactured MM/WW Model No: B156XTN03.1 All Optronics

Made in China (S01)

H/W: 2A F/W:1


C 🖺 US ( E204356








# 9.2 Carton Package





# 9.3 Shipping Package of Palletizing Sequence





# 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	EC	11101100	236	
0B	hex, LSB first	31	00110001	49	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	BB	10111011	187	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245	
1B	Red x (Upper 8 bits)	94	10010100	148	
1C	Red y/ highER 8 bits	55	01010101	85	
1D	Green x	54	01010100	84	
1E	Green y	90	10010000	144	
1F	Blue x	27	00100111	39	
20	Blue y	23	00100011	35	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	



26	Ctandard timing #1	01	00000001	1	
27	Standard timing #1				
	Observational Affinition on IIIO	01	00000001	1	
28	Standard timing #2	01	00000001	1	
29	Observational Affinition on IIIO	01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B	0. 1.1:	01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	0. 1.1:	01	00000001	1	
2E 2F	Standard timing #5	01	00000001	1	
	Chandaud timina #0	01	00000001	1	
30	Standard timing #6	01	00000001	1	
31	Observed a result of the second state of the s	01	00000001	1	
32	Standard timing #7	01	00000001	1	
33	Ctandard timing #0	01	00000001	1	
34	Standard timing #8	01	00000001	1	
35	Divel Cleek/10000 LCD	01	00000001	1	
36	Pixel Clock/10000 LSB Pixel Clock/10000 USB	CE	11001110	206	
37		1D	00011101	29	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits HorzAct:HorzBlnk Upper 4:4 bits	C0	11000000	192	
3A	Vertical Active Lower 8bits	50	01010000	80	
3B 3C	Vertical Blanking Lower 8bits	00	00000000	0	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	30 08	00110000 00001000	48 8	
3F	HorzSync.Width	0A	00001000	10	
40	VertSync.Offset : VertSync.Width	31	00001010	49	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
	Horizontal Image Size Lower 8bits				
42 43	Vertical Image Size Lower 8bits	58 C1	11000001	88 193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
49 4A	ασοσηρισί π2	00	00000000	0	
4B		0F	00000000	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	55555500		
:30		00	00000000	0	



	AU OF THOMICS CONFORMATION	1	1		
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	
5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	58	01011000	88	Х
76	Manufacture P/N	54	01010100	84	Т
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	33	00110011	51	3
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	31	00110001	49	1
7C		20	00100000	32	
7D		0A	00001010	10	<u> </u>



7E	Extension Flag	00	00000000	0	
7F	Checksum	27	00100111	39	

34 of 34