

A030DN01 VG Product Spec	Version	0.2
	Page	1/61

# **CUSTOMER APPROVAL SHEET**

CUSTOMER	
MODEL	A030DN01 VG
CUSTOMER	
APPROVED	

APPROVAL FOR SPECIFICATIONS ONLY (Spec. Ver.	)
--	---

- □ APPROVAL FOR SPECIFICATIONS AND ES SAMPLE (Spec. Ver. )
- APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0.2)

# **AUO**

Sales	PM	BU Head
4	97.03A13.G00	

Li-Hsin Rd. 2. Science-Based Industrial Park Hsinchu 300, Taiwan, R.O.C. Tel: +886-3-500-8800

Fas: +886-3-564-5785



A030DN01 VG Product Spec	Version	0.2
	Page	2/61

Doc. version:	0.2	
Total pages:	61	
Date:	2009/11/11	>

# Product Specification 3.0" COLOR TFT-LCD MODULE

MODEL NAME: A030DN01 VG

> Preliminary Specification

> Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2008 AU Optronics All Rights Reserved, Do Not Copy.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VG Product Spec	Version	0.2
	Page	3/61

# **Record of Revision**

Version	Revise Date	Page	Content
0.0	2009/08/18		First draft
0.1	2009/10/30		add White chromaticity(R,G,B)  Change y 0.38 > 0.39  Change packing form 300pc/box > 360 pc/box
0.2	2009/11/11		Cancel 3.4 Note2 Note8 25mA >20mA



A030DN01 VG Product Spec	Version	0.2
	Page	4/61

# **Contents**

A. Physical specifications	6
B. Electrical specifications	7
1. Pin assignment	7
2. Absolute maximum ratings	10
3. Electrical characteristics	11
3.1 Recommended operating conditions (GND=AGND=0V)	11
3.3 Recommended Capacitance Values of External Capacitor	12
3.4 Backlight driving conditions	12
4. Input timing AC characteristic	12
5. Input timing format	12
5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)	
5.2 UPS052 timing	12
5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5) .	12
5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)	12
5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)	12
5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)	
5.3 CCIR656 Timing	12
5.3.1 CCIR656 decoding	12
5.3.2 CCIR656 NTSC	12
5.3.3 CCIR656 PAL	12
5.4 YUV 720 and YUV 640 timing	12
5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)	12
5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)	12
5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)	12
5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)	12
5.5 CCIR656/YUV 720/YUV 640 to RGB conversion	12
6. Serial control interface AC characteristic	12
6.1 Timing chart	12
6.2 The configuration of serial data at SDA terminal is at below	12
6.3 Register table	12
6.4 Register description	12
C. Optical specification (Note 1,Note 2, Note 3 )	12
D. Reliability test items	12
E. Packing form	12
F. Outline dimension	12
1. Application circuit	12

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VG Product Spec	Version	0.2
	Page	5/61

· · · · · · · · · · · · · · · · · · ·		
1.1 With internal LED driver circuit		12
1.2 With external LED driver circuit		12
2. Power on/off sequence		12
2.1 Power on (Standby Disabling)		
2.2 Power off (Standby Enabling)		12
3. Recommended power on/off serial command settings		12
3.1 UPS051		
3.2 UPS052 320 mode		12
3.3 UPS052 360 mode		
3.4 CCIR656		
3.5 YUV 720	7) y	12
3.6 YUV 640		12
4. Power generation circuit	The second secon	



A030DN01 VG Product Spec	Version	0.2
	Page	6/61

# A. Physical specifications

NO.	Item	Remark	
1	Display resolution (dot)	960(W) x 240(H)	
2	Active area (mm)	60 x 45	4
3	Screen size (inch)	2.95 (Diagonal)	AA
4	Dot pitch ( um )	62.5x187.5	
5	Color configuration	R, G, B delta	
6	Overall dimension ( mm )	70.2 x 51.4 x 2.2	Note 1
7	Weight (g)	19 g	
8	Panel surface treatment	Hard Coating	7

Note 1: Refer to F. Outline Dimension



A030DN01 VG Product Spec	Version	0.2
	Page	7/61

# **B.** Electrical specifications

# 1. Pin assignment

I. FIII	assignme	111			
Pin no	Symbol	I/O	I/O Structure	Description	Remark
4	\/OON4		Structure	D 1	
1	VCOM	l		Panel common voltage	
2	CS	l	Type 4	Serial command enable	
3	SDA	ı	Type 2	Serial command data input	
4	SCL	I	Type 3	Serial command clock input	
5	HSYNC	I	Type 1	Horizontal sync input	
6	VSYNC	I	Type 1	Vertical sync input	
7	DCLK	I	Type 1	Data clock input	
8	D7	I	Type 1	Data input; MSB	
9	D6	I	Type 1	Data input	
10	D5	I	Type 1	Data input	
11	D4	1	Type 1	Data input	
12	D3	I	Type 1	Data input	
13	D2	I	Type 1	Data input	
14	D1	I	Type 1	Data input	
15	D0	I	Type 1	Data input; LSB	
16	GND	Р	-00	Ground for digital circuit	
17	VDD	Р		System power	3.0V~3.6V
18	DVDD	С	70	Power setting capacitor connect pin	
19	V1	С	-	Power setting capacitor connect pin	
20	V2	С	-	Power setting capacitor connect pin	
21	V3	С	-	Power setting capacitor connect pin	
22	V4	С	-	Power setting capacitor connect pin	
23	VDD2	С	-	Power setting capacitor connect pin	
24	V5	С	-	Power setting capacitor connect pin	
25	V6	С	-	Power setting capacitor connect pin	
26	VDD3	С	-	Power setting capacitor connect pin	
27	VDD5	С	-	Power setting capacitor connect pin	
28	V7	С	-	Power setting capacitor connect pin	
29	V8	С	-	Power setting capacitor connect pin	
30	VGH	С	-	Power setting capacitor connect pin	
31	VGL	С	-	Power setting capacitor connect pin	
32	AGND	Р	-	Ground for analog circuit	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A030DN01 VG Product Spec	Version	0.2
	Page	8/61

33	FRP	0	Type 5	Frame polarity output for VCOM	
34	COMDC	0	Type 6	VCOM DC voltage output pin	
35	VCAC	С	-	Power setting capacitor for VCOM AC	
36	DRV	0	Type 7	VLED boost transistor driving signal	
37	VLED	Р	-	LED power anode	1
38	FB	Р	Type 8	LED power cathode	
39	VCOM	I	-	Panel common voltage	

I: Input, O: Output, C: Capacitor, P: Power

Note: Definition of scanning direction, Refer to figure as below:






A030DN01 VG Product Spec	Version	0.2
	Page	9/61

#### I/O Pin Structure:

Pull high/low resistor is  $700k\Omega$ .





A030DN01 VG Product Spec	Version	0.2
	Page	10/61

# 2. Absolute maximum ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Supply Voltage	VDD	AGND=GND=0V	-0.3	4.5	V	
TFT-LCD Power	VGH	AGND=GND=0V	-0.3	16	٧	
Voltage	VGL	AGND=GND=0V	-16	0.3	٧	1
Input Signal Voltage CS,SDA,SCL,Vsync, Hsync,DCLK,D0~D7		AGND=GND=0V	-0.3	4.5	V	Obj.
VCOM AC Output Voltage	FRP	AGND=GND=0V	-0.3	8	V	
VCOM AC Power Voltage	VCAC	AGND=GND=0V	-0.3	8	V	
VCOM DC Output Voltage	COMDC	AGND=GND=0V	-0.3	8	V	
VCOM Input Voltage	VCOM	AGND=GND=0V	-0.3	8	V	
	VDD2	AGND=GND=0V	-0.3	8	٧	
	VDD3	AGND=GND=0V	-0.3	16	٧	
	VDD5	AGND=GND=0V	-0.3	20	٧	
	V1	AGND=GND=0V	-0.3	8	٧	
Charge Dumn	V2 (	AGND=GND=0V	-0.3	8	V	
Charge Pump Voltage	V3	AGND=GND=0V	-0.3	8	٧	
voltage	V4	AGND=GND=0V	-0.3	8	٧	
	V5	AGND=GND=0V	-0.3	16	V	
	V6	AGND=GND=0V	-0.3	16	V	
1	V7	AGND=GND=0V	-0.3	16	V	
4	V8	AGND=GND=0V	-16	8	٧	
Storage Temperature	Tstg	-	0	70	$^{\circ}$ C	Ambient temperature
Operating Temperature	Тора	-	0	60	$^{\circ}\!\mathbb{C}$	Ambient temperature



A030DN01 VG Product Spec	Version	0.2
	Page	11/61

#### 3. Electrical characteristics

#### 3.1 Recommended operating conditions (GND=AGND=0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Power s	supply	VDD	3.0	3.3	3.6	٧	Note 1
Input	H Level	$V_{IH}$	0.7* VDD	-	VDD	٧	
Signal	L Level	$V_{IL}$	GND	-	0.3* VDD	٧	

Note 1: A build-in power on reset circuit for VDD is provided within the integrated LCD driver IC. The LCD module is in power save mode in default t, and a standby releasing is required after VDD power on through serial control. Please refer to the register STB setting for detail.

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current	$I_{DD}$	V 0.0V		8.2	10	A >	Note 1
for V <sub>DD</sub>	I <sub>DD(STANDBY)</sub>	$V_{DD}=3.3V$		0.08	0.15	mA	Note 1
DC DC voltage	$V_{GH}$	$V_{DD}=3.3V$	14.5	15	15.5	V	Note 2
DC-DC voltage	$V_{GL}$	$V_{DD}=3.3V$	-10.5	-10	-9.5	٧	Note 2
VCOM voltage	$V_{CAC}$	-	3.6	4.2	4.8	Vp-p	AC component, Note 3
	$V_{CDC}$	-		0.3		V	DC component, Note 4

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, DCLK=27MHz, Frame rate: 60Hz, other registers are default setting.

Note 2: V<sub>GH</sub> and V<sub>GL</sub> are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.

Note 4: V<sub>CDC</sub> could be adjusted, so as to minimize flicker and maximum contrast on each module.



A030DN01 VG Product Spec	Version	0.2	
	Page	12/61	

## 3.3 Recommended Capacitance Values of External Capacitor


The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

Din nomo	Recommended value	Withstanding		
Pin name	of capacitors (μF)	voltage (V)		
VGH	4.7 to 10	25		
VGL	4.7 to 10	16		
VDD5	4.7 to 10	25		
VDD3	4.7 to 10	16		
VDD2	4.7 to 10	10		
DVDD	4.7 to 10	6.3		
VCAC	4.7 to 10	10		
V1, V2	2.2 to 10	10		
V3, V4	2.2 to 10	10		
V5, V6	2.2 to 10	16		
V7, V8	2.2 to 10	16		

# 3.4 Backlight driving conditions

Parameter	Symbol	Min.	Тур.	Max.(Note1)	Unit	Remark
Backlight current	\$ (		20	22	mA	
Backlight voltage	V <sub>L</sub>		9.9	11	٧	3 LED's
Feedback voltage	V <sub>FB</sub>	-	0.6	-	V	

Note1: To consider Backlight driver and feedback resistor tolerance.







A030DN01 VG Product Spec	Version	0.2
	Page	13/61

# 4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
CLK time	t <sub>DCLK</sub>	33	-	188	ns	4
DCLK width	t <sub>cw</sub>	16.5	-	94	ns	D <sub>cw</sub> =50%
DCLK duty cycle	Tcw	40	50	60	%	
VSYNC setup time	Tvst	6	-	-	ns	
VSYNC hold time	Tvhd	6	-	-	ns	1
HSYNC setup time	Thst	6	-	-	ns	W
HSYNC hold time	Thhd	6	-	-	ns	1
Data setup time	Tdst	6	-	- /	ns	
Data hold time	Tdhd	6	-	- X	ns	
HSYNC width	Thsw	1	1 /	254	t <sub>DCLK</sub>	
VSYNC width	Tvsw	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6H		





t<sub>H</sub> means: HSYNC period



A030DN01 VG Product Spec	Version	0.2
	Page	14/61

# 5. Input timing format

# 5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t <sub>DCLK</sub>	13.5	27	27.19	MHz	
	Period	Period		1024	1716	1728	t <sub>DCLK</sub>	A 4
	Display period	Display period			960		t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	50	70	255	t <sub>DCLK</sub>	Note 1
	Front porch		t <sub>hfp</sub>		t <sub>H</sub> - t <sub>hd</sub> - t <sub>hbp</sub>		t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	t <sub>hbp</sub> - 1	t <sub>DCLK</sub>	<b>V</b>
	Period	Odd	- t <sub>V</sub>	242.5	262.5	450.5	0	7
		Even				450.5	t <sub>H</sub>	
	Display period	Odd	+	040		(2)		
	Display period	Even	$t_{vd}$		240		t <sub>H</sub>	
	Pook porch	Odd		1	21	31	+	Note 0
VSYNC	Back porch	Even	t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	Note 2
	Front moreh	Odd			~			
	Front porch	Even	t <sub>vfp</sub>	$t_{V}$ - $t_{vd}$ - $t_{vbp}$			t <sub>H</sub>	
	Dula a suidth	Odd		4.7	4.1	C +		
	Pulse width	Even	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6 t <sub>H</sub>		
	1 frame		C (	485	525	901	t <sub>H</sub>	

Note 1: The t<sub>hbp</sub> time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The  $t_{vbp}$  time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.




A030DN01 VG Product Spec	Version	0.2
	Page	15/61





A030DN01 VG Product Spec	Version	0.2
	Page	16/61



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VG Product Spec	Version	0.2
	Page	17/61

#### 5.2 UPS052 timing

## 5.2.1 UPS052 (320 mode/NTSC/24.535MHz) timing specifications. (refer to Fig.4 Fig.5)

	-							
	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK F	requency		1/t <sub>DCLK</sub>	20.54	24.535	30	MHz	
	Period		t <sub>H</sub>	1306	1560	1907	t <sub>DCLK</sub>	
HSYNC	Display period		t <sub>hd</sub>	-	1280	-	t <sub>DCLK</sub>	A .
	Back porch		t <sub>hbp</sub>	2	241	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>	t	t <sub>H</sub> - t <sub>hd</sub> - t <sub>hbp</sub>	)	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
	Period	Odd	t.	t <sub>V</sub> 242.5	262.5	450.5	tu	
		Even	ιγ				t <sub>H</sub>	7
	Display period	Odd	- t <sub>vd</sub>	-	240	-		
		Even					<del>ļ</del> a	
	Back porch	Odd	t <sub>vbp</sub>	1	21	31	* t	
VSYNC	Back policii	Even		1.5	21.5	31.5	t <sub>H</sub>	
	Front porch	Odd	+ .	$t_V - t_{vd} - t_{vbp}$		t <sub>H</sub>		
	li Tont porch	Even	t <sub>vfp</sub>			)/	чн	
	Pulse width	Odd	+	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6+		
	i dise width	Even	t <sub>vsw</sub>	1 UCLK	, rDCLK	6 t <sub>H</sub>		
	1 frame	·		485	525	901	t <sub>H</sub>	

# 5.2.2 UPS052 (320 mode/PAL/24.375MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symb	Min.	Тур.	Max.	Unit.	Remark
DCLK F	DCLK Frequency		1/t <sub>DCLK</sub>	20.4	24.375	30	MHz	
	Period		t <sub>H</sub>	1306	1560	1920	t <sub>DCLK</sub>	
	Display period	4	t <sub>hd</sub>	-	1280	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	3	241	255	t <sub>DCLK</sub>	
	Front porch		$t_{hfp}$	•	t <sub>H</sub> - t <sub>hd</sub> - t <sub>hbp</sub>	)	t <sub>DCLK</sub>	
	Pulse width	_	t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
4	Period	Odd	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
	· onou	Even	.,	202.0	0.2.0		***	
A	Display period	Odd	t <sub>vd</sub>	_	288	_	t <sub>H</sub>	
	Display period	Even	va		200			
	Back porch	Odd	t.	3	24	34	t <sub>H</sub>	
VSYNC	Back porch	Even	t <sub>vbp</sub>	3.5	24.5	34.5	ч	
	Front porch	Odd	+.					
	Even		$t_{vfp}$		$t_V$ - $t_{vd}$ - $t_{vbp}$		t <sub>H</sub>	
	Pulse width	Odd	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6 t <sub>H</sub>		
	i disc width	Even	vsw	1 LDCLK	i iDCLK			
	1 frame			585	625	901	t <sub>H</sub>	



A030DN01 VG Product Spec	Version	0.2
	Page	18/61

# 5.2.3 UPS052 (360 mode/NTSC/27MHz) timing specifications (refer to Fig.4 Fig.5)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period		t <sub>H</sub>	1466	1716	1907	t <sub>DCLK</sub>	
	Display period		t <sub>hd</sub>	-	1440	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	2	241	255	t <sub>DCLK</sub>	A 4
	Front porch		t <sub>hfp</sub>		$t_H$ - $t_{hd}$ - $t_{hbp}$		t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
	Destant	Odd		040.5	060 F	450.5		
	Period	Even	t <sub>V</sub>	242.5	262.5	450.5	ţн	
	D'anta and a	Odd	+		240			/
	Display period	Even	t <sub>vd</sub>	-	240	-	th	
	Daalaaaah	Odd	+	1	21	31		
VSYNC	Back porch	Even	t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	
	Frank name	Odd	+					
	Front porch	Even	t <sub>vfp</sub>		$t_V$ - $t_{vd}$ - $t_{vbp}$	<b>&gt;</b>	t <sub>H</sub>	
	D. I	Odd		1 +	7	6+		
Pı	Pulse width	Even	t <sub>vsw</sub>	1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	6 t <sub>H</sub>		
	1 frame			485	525	901	t <sub>H</sub>	

# 5.2.4 UPS052 (360 mode/PAL/27MHz) timing specifications (refer to Fig.4 Fig.5)


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period		±	1466	1728	1920	t <sub>DCLK</sub>	
	Display period	1	t <sub>hd</sub>	-	1440	-	t <sub>DCLK</sub>	
HSYNC	Back porch	<del>\</del>	t <sub>hbp</sub>	3	241	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>		$t_{H}$ - $t_{hd}$ - $t_{hbp}$		t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	1	1	200	t <sub>DCLK</sub>	
A	Period	Odd Even	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
5	Display period	Odd Even	t <sub>vd</sub>	-	288	-	t <sub>H</sub>	
		Odd		3	24	34		
VSYNC	Back porch	Even	$t_{vbp}$	3.5	24.5	34.5	t <sub>H</sub>	
	Eront norch	Odd	t.				+	
	Front porch	Even	$t_{vfp}$		$t_V$ - $t_{vd}$ - $t_{vbp}$		t <sub>H</sub>	
	Pulse width	Odd	+	1 +	1 +	6 t <sub>H</sub>		
	ruise width	Even	t <sub>vsw</sub> 1 t <sub>DCLK</sub>	1 t <sub>DCLK</sub>	υth			
	1 frame			585	625	901	t <sub>H</sub>	



**UPS052 Input Horizontal Timing Chart** 

Fig.4


A030DN01 VG Product Spec	Version	0.2
	Page	19/61



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



A030DN01 VG Product Spec	Version	0.2
	Page	20/61





A030DN01 VG Product Spec	Version	0.2
	Page	21/61

#### 5.3 CCIR656 Timing




Fig.6 CCIR656 Data input format

#### 5.3.1 CCIR656 decoding

• FF 00 00 < XY > signals are involved with HSYNC, VSYNC and Field

<XY> encode following bits:

F=field select: F=0 for field 1, F=1 for field 2;

V=1 during vertical blanking

H=0 at SAV, H=1 at EAV,

P3-P0=protection bits:

 $P3=V \oplus H$   $P2=F \oplus H$   $P1=F \oplus V$   $P0=F \oplus V \oplus H$   $\oplus$ ; represents the exclusive-OR function

• Control is provided through "End of Video" (EAV) and "Start of Video" (SAV) timing references.


Horizontal blanking section consists of repeating pattern 80 10 80 10

XY							
D7(MSB)	D6	D5	D4	D3	D2	D1	D0(LSB)
1	F	V	7 H	P3	P2	P1	P0



A030DN01 VG Product Spec	Version	0.2
	Page	22/61


#### 5.3.2 CCIR656 NTSC



Line	_		Н	Н
Number	F	V	(EAV)	(SAV)
1-3	1	1	1	0
4-22	0	1	1	0
23-262	0	0		0
263-265	0	1	1	0
266-285	1	1	1	0
286-525	1	0	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video

#### 5.3.3 CCIR656 PAL



Line	_		Н	Н
Number	F	V	(EAV)	(SAV)
1-22	0	1	1	0
23-310	0	0	1	0
311-312	0	1	1	0
313-335	1	1	1	0
335-623	1	0	1	0
624-625	1	1	1	0

	F	Н	V
1	Even Field	EAV	Blanking
0	Odd Field	SAV	Active Video



A030DN01 VG Product Spec	Version	0.2
	Page	23/61

# 5.4 YUV 720 and YUV 640 timing

# 5.4.1 YUV 720 mode/NTSC timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fre	quency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period		t <sub>H</sub>	1476	1716	1907	t <sub>DCLK</sub>	4
	Display period		$t_{hd}$	-	1440	-	t <sub>DCLK</sub>	A 4
HSYNC	Back porch		t <sub>hbp</sub>	2	240	255	t <sub>DCLK</sub>	
	Front porch		$t_{hfp}$		$t_H$ - $t_{hd}$ - $t_{hbp}$		t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	B : 1	Odd	t <sub>V</sub>	242.5	262.5	450.5		
	Period	Even				450.5	t <sub>H</sub>	/
	Display period —	Odd	- t <sub>vd</sub>	-	240	- t <sub>H</sub>		
		Even					Ч	
	Odd Odd		+	1	21	31		
VSYNC	Back porch	Even	ren t <sub>vbp</sub>	1.5	21.5	31.5	t <sub>H</sub>	
	F	Odd				<b>Y</b>		
	Front porch	Even	$t_{vfp}$	$t_V$ - $t_{vd}$ - $t_{vbp}$			t <sub>H</sub>	
	D. Lean Calife	Odd	+					
	Pulse width Ev	Even	t <sub>vsw</sub>	- 1		-	t <sub>DCLK</sub>	
	1 frame	_		485	525	901	t <sub>H</sub>	

# 5.4.2 YUV 720 mode/PAL timing specifications (refer to Fig.7 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fred	quency		1/t <sub>DCLK</sub>	23	27	30	MHz	
	Period	1	t <sub>H</sub>	1476	1728	1920	t <sub>DCLK</sub>	
	Display period	1	t <sub>hd</sub>	-	1440	-	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	3	240	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>		$t_H$ - $t_{hd}$ - $t_{hbp}$		t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
205	Period	Odd Even	t <sub>V</sub>	292.5	312.5	450.5	t <sub>H</sub>	
	Display period	Odd Even	t <sub>vd</sub>	-	288	-	t <sub>H</sub>	
	Back porch	Odd	t <sub>vbp</sub>	3	24	34		
VSYNC		Even		3.5	24.5	34.5	t <sub>H</sub>	
	Frank nameh	Odd	+	t <sub>V</sub> - t <sub>vd</sub> - t <sub>vbp</sub>				
	Front porch	Even	t <sub>vfp</sub>				t <sub>H</sub>	
	D. Lee, Calif.	Odd			4			
	Pulse width	Even	t <sub>vsw</sub>	-	1	-	t <sub>DCLK</sub>	
	1 frame			585	625	901	t <sub>H</sub>	



A030DN01 VG Product Spec	Version	0.2
	Page	24/61

#### 5.4.3 YUV 640 mode/NTSC timing specifications (refer to Fig.8 Fig.9)

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	requency		1/t <sub>DCLK</sub>	20.65	24.535	30	MHz	
Period	Period		t <sub>H</sub>	1314	1560	1907	t <sub>DCLK</sub>	
	Display period		t <sub>hd</sub>	-	1280	1	t <sub>DCLK</sub>	
HSYNC	Back porch		t <sub>hbp</sub>	2	240	255	t <sub>DCLK</sub>	A .
	Front porch		t <sub>hfp</sub>		t <sub>H</sub> - t <sub>hd</sub> - t <sub>hbp</sub>	)	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	Period	Odd	- t <sub>V</sub>	242.5	262.5	450.5	t <sub>H</sub>	
		Even				450.5		
	Display period	Odd	- t <sub>vd</sub>	-	240	-	. (7)	7
		Even					tiff	9
	Daala saasa	Odd	+	1	21	31	T. T.	
VSYNC	Back porch	Even	- t <sub>vbp</sub>	1.5	21.5	31.5	¹t <sub>H</sub>	
	Fueret a suele	Odd	+	t <sub>V</sub> - t <sub>vd</sub> - t <sub>vbp</sub>				
	Front porch	Even	t <sub>vfp</sub>				t <sub>H</sub>	
	Dula a viidtla	Odd	+		1	· **		
Pulse	Pulse width	Even	t <sub>vsw</sub> -	-			t <sub>DCLK</sub>	
	1 frame			485	525	901	t <sub>H</sub>	

# 5.4.4 YUV 640 mode/PAL timing specifications (refer to Fig.8 Fig.9)

Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK F	requency		1/t <sub>DCLK</sub>	20.5	24.375	30	MHz	
	Period		ţн	1314	1560	1920	t <sub>DCLK</sub>	
	Display period	7	t <sub>hd</sub>	-	1280	-	t <sub>DCLK</sub>	
HSYNC	Back porch	4	t <sub>hbp</sub>	3	240	255	t <sub>DCLK</sub>	
	Front porch		t <sub>hfp</sub>		t <sub>H</sub> - t <sub>hd</sub> - t <sub>hbp</sub>	)	t <sub>DCLK</sub>	
	Pulse width		t <sub>hsw</sub>	-	1	-	t <sub>DCLK</sub>	
	Period	Odd	t <sub>V</sub>	292.5	312.5	450 F	t <sub>H</sub>	
4		Even				450.5		
	Display period	Odd	- t <sub>vd</sub>	-	288	-	t <sub>H</sub>	
A		Even						
	Rack norch	Odd	t <sub>vbp</sub>	3	24	34		
VSYNC		Even		3.5	24.5	34.5	t <sub>H</sub>	
,	Frant navels	Odd	+					
	Front porch	Even	t <sub>vfp</sub>	$t_V$ - $t_{vd}$ - $t_{vbp}$		)	t <sub>H</sub>	
	D. Lee, Calife	Odd	+		1			
	Pulse width	Even	t <sub>vsw</sub>	-	1	-	t <sub>DCLK</sub>	
	1 frame			585	625	901	t <sub>H</sub>	




A030DN01 VG Product Spec	Version	0.2
	Page	25/61

Invalid data Invalid data YUV640 Input Horizontal Timing Chart YUV720 Input Horizontal Timing Chart NTSC:1560/PAL:1560-NTSC:1716/PAL:1728 Cbg/Y0/Crg/Y1/Cb3/Y2/Cr3/Y3////\\\_\_\_\_\ | Cbo| Y0|Cr0| Y1| Cb3| Y2|Cr2| Y3| When CbCr=0 and Y\_CbCr=0 When CbCr=0 and Y\_CbCr=0 Fig.8 Fig.7 240 240 Invalid data Invalid data  $t_{
m hsw}$  $^{\rm r}_{\rm hsw}$ HSYNC HSYNC DCLK DCLK Data Data



Fig.9 YUV Input Vertical Timing Chart

A030DN01 VG Product Spec	Version	0.2
	Page	26/61





A030DN01 VG Product Spec	Version	0.2
	Page	27/61

#### 5.5 CCIR656/YUV 720/YUV 640 to RGB conversion

 $R_{n}=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 1.596*(C_{rn}-128)$ 


 $G_{n=1.164}^{*}[(Y_{2n-1}+Y_{2n})/2-16] - 0.813^{*}(C_{rn}-128) - 0.392^{*}(C_{bn}-128)$ 

 $B_n=1.164*[(Y_{2n-1}+Y_{2n})/2-16] + 2.017*(C_{bn-128})$ 




A030DN01 VG Product Spec	Version	0.2
	Page	28/61

# 6. Serial control interface AC characteristic



Item	Symbol	Min	Typical	Max	Unit
CS input setup Time	t <sub>S0</sub>	50	-	-	ns
Serial data input setup Time	t <sub>S1</sub>	50	- /	7	ns
CS input hold Time	t <sub>H0</sub>	50	X	-	ns
Serial data input hold Time	t <sub>H1</sub>	50	4->	-	ns
SCL pulse low width	t <sub>W1L</sub>	50	-	-	ns
SCL pulse high width	t <sub>W1H</sub>	50	-	-	ns
CS pulse high width	t <sub>W2</sub>	400	-	-	ns

#### 6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- 3. The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




A030DN01 VG Product Spec	Version	0.2	
	Page	29/61	

#### 6.2 The configuration of serial data at SDA terminal is at below

MSB															LSB
A6	R/W	A5	A4	A3	A2	A1	A0	D7	D6	D5	D4	D3	D2	D1	D0
Address	R/W	Address									DA	TA			

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

#### Write Mode:





A030DN01 VG Product Spec	Version	0.2
	Page	30/61

## 6.3 Register table

		Re	gist	ter	add	Ires	s		MSB		Reg	ister data	a (defau	ılt setting)		LSB
No.	<b>A6</b>	R/W	<b>A</b> 5	<b>A</b> 4	А3	A2	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R0	0	0	0	0	0	0	0	0	Y_CbCr (0)	CCIR601 (0)	1 V I		VCAC (0)		OM_AC (011)	4
R1	0	0	0	0	0	0	0	1	VCDCE (1)	0 VCOM_DC (0Ah)					()	
R3	0	0	0	0	0	0	1	1		Brightness (40h)						
R4	0	0	0	0	0	1	0	0	Narrow (0)	YUV (0)		SEL (00)	NΤ	rsc/pal (10)	VDIR (1)	HDIR (1)
R5	0	0	0	0	0	1	0	1	DRV_FREQ (0)	GRB (1)	F	PFM_DUT (011)	Υ	SHDB2 (1)	SHDB1 (1)	STB (0)
R6	0	0	0	0	0	1	1	0	HBLK_EN (0)							
R7	0	0	0	0	0	1	1	1		HBLK(46h)						
R8	0	0	0	0	1	0	0	0		BL_DRV					0	
R12	0	0	0	0	1	1	0	0								DCLKpol (0)
R13	0	0	0	0	1	1	0	1		CONTRAST_RGB (40h)						
R14	0	0	0	0	1	1	0	1	Х			SUE	3-CONT (40h	RAST_R		
R15	0	0	0	0	1	1	1	1	X			SUB-	BRIGH (40h	TNESS_R n)		
R16	0	0	0	1	0	0	0	0	X			SUE	3-CONT (40h	RAST_B		
R17	0	0	0	1	0	0	0	1	X			SUB-	BRIGH (40h	TNESS_B		
R21	0	0	0	1	0	1	0	1	LE	ED_ON_C` (0111)	YCLE			LED_ON_ (111		
R22	0	0	0	1	0	1	1	0	Х	Х	х	х	Х	GAMMA set (1)	Х	х
R23	0	0	0	1	0	1	1	1	Х	x GMA_V8(01)		Х	х	GMA	_V4(01)	
R24	0	0	0	1	1	0	0	0	Х	x GMA_V25(10) x x GMA_V			V16(10)			
R25	0	0	0	1	1	0	0	1	х	x GMA_V48(10) x x GMA_V3			V36(10)			
R26	0	0	0	1	1	0	1	0	Х	х	GMA_	_V60(10)	х	х	GMA_	V55(10)

Note: 1. "x" => please set to '0'.



A030DN01 VG Product Spec	Version	0.2
	Page	31/61


#### 6.4 Register description

#### R0:

No.	Register address					lres	s		MSB Register data							LSB
NO.	<b>A</b> 6	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1						D0
R0	0	0	0	0	0	0	0	0	Y_CbCr(0)	CCIR601 (0)	Х	х	VCAC(0)	VCOM_AC(011)		(011)_

# VCOM\_AC: Common voltage AC level selection (deviation $\pm 0.1$ V)

_				,
1	VCOM_AC	;	VCAC	Voltage (V)
D2	D1	D0	D3	voltage (v)
0	0	0	0	3.6
0	0	0	1	3.7
0	0	1	0	3.8
0	0	1	1	3.9
0	1	0	0	4.0
0	1	0	1	4.1
0	1	1	0	4.2(Default)
0	1	1	1	4.3
1	0	0	0	4.4
1	0	0	1	4.5
1	0	1	0	4.6
1	0	1	1	4.7
1	1	Χ	X	4.8



## CCIR601: CCIR601 input timing selection

CCIR601	Function
0(Default)	Disable CCIR601 (Default)
1	Enable CCIR601. (Please refer to the table of R4(SEL) for detail description)

# Y\_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV640 / YUV720)

	CbCr(R12[4])='0'	CbCr(R12[4])='1'				
Y_CbCr='0' (Default)	Cb0         Y0         Cr0         Y1         Cb2         Y2         Cr2         Y3	Cr0 Y0 Cb0 Y1 Cr2 Y2 Cb2 Y3				
Y_CbCr='1'	Y0 Cb0 Y1 Cr0 Y2 Cb2 Y3 Cr2	Y0 Cr0 Y1 Cb0 Y2 Cr2 Y3 Cb2				




A030DN01 VG Product Spec	Version	0.2
	Page	32/61

#### R1:

No	Register address						;		MSB	B Register data						
NO	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6 D5 D4 D3 D2 D1 D0						D0
R1	0	0	0	0	0	0	0	1	VCDCE (1)	Х	VCOM_DC (0Ah)					

#### VCOM\_DC: Common voltage DC level selection (20mV/step)

D5~D0	VCOM DC level (V)
00h	0.10
:	:
0Ah(Default)	0.30(Default)
:	:
3Fh	1.36



# VCDCE: VCOM\_DC function enable setting

VCDCE	Function
0	VCOM _DC function disable. The COMDC pin is Hi-Z.
1	VCOM_DC function enable. The COMDC voltage follows VCOM_DC setting. (Default)

#### R3:

No.	Register address					s		MSB Register data					LSB			
140.	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R3	0	0	0	0	0	0	1	1	Brightness (40h)							

#### BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

D7 ~ D0	Brightness gain
00h	Dark (-64)
40h(Default)	Center (0) (Default)
FFh	Bright (+191)



A030DN01 VG Product Spec	Version	0.2
	Page	33/61

#### R4

No.	Register address					s		MSB Register data							LSB	
NO.	<b>A</b> 6	R/W	<b>A</b> 5	Α4	А3	<b>A</b> 2	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R4	0	0	0	0	0	1	0	0	Narrow(0)	YUV(0)	SEL	.(00)	NTSC/F	PAL(10)	VDIR(1)	HDIR(1)

#### HDIR: Horizontal scan direction setting

HDIR	Function
0	Right to left scan
1	Left to right scan (Default)

#### VDIR: Vertical scan direction setting

VDIR	Function	
0	Down to up scan	
1	Up to down scan (Default)	

# NTSC/PAL: NTSC or PAL input mode selection (for UPS052 input timing)

NTSC	PAL	Mode
D3	D2	Widde
0	0	PAL
0	1	NTSC
1	Χ	Auto detection (Default)

# SEL: Input data timing format selection

CCIR601	YUV	SI	EL	INPUT TIMING FORMAT
CCINOUI	100	D5	D4	INFOT TIMING FORMAL
0	0	0	0	UPS051 (Default)
0	0	0	1	UPS052 320 × 240
0	0	1	Х	UPS052 360 × 240
0	1	1	0	CCIR656
1	1	0	Х	YUV 640(*)
<u> </u>	1	1	0	YUV 720(*)

<sup>(\*)</sup>Please refer to YUV640/YUV720 horizontal timing spec for detailed description.



A030DN01 VG Product Spec	Version	0.2
	Page	34/61

## YUV: YUV (CCIR656, YUV640, YUV720) or RGB input selection

YUV	Function
0	RGB input ( Default)
1	CCIR656 / YUV640 / YUV720 input.

When this command is sent to driver IC, it will be executed immediately

Narrow: Normal display and Narrow display selection.

Narrow	Function	
0	Normal display (Default)	
1	Narrow Display	



Narrow=0



Narrow=1



A030DN01 VG Product Spec	Version	0.2
	Page	35/61

#### **R5**:

No					MSB Register data						LSB					
		R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	<b>A</b> 0	D7	D6	D5	D4	D3	D2	D1	D0
R5	0	0	0	0	0	1	0	1	DRV_FREQ(0)	GRB(1)	PFM	_DUTY	′(011)	SHDB2(1)	SHDB1(1)	STB(0)

STB: Standby (Power saving) mode setting

STB	Function	
0	Standby mode (Default)	
1	Normal operation	

SHDB1: Shut down for back light power converter

SHDB1	Function
0	The back light power converter is off
1	The back light power converter is controlled by power on/off sequence (Default)

SHDB2: Shut down for VGH/VGL charge pump

SHDB2	Function
0	VGH/VGL charge pump is always off
1	VGH/VGL charge pump is controlled by power on/off sequence (Default)

PFM\_DUTY: PFM duty cycle selection for back light power converter

	PFM_DUTY		Function
D5	D4	D3	PFM duty cycle
0	0	0	50%
0	0	1	60%
0	1	0	65%
0	1		70%(Default)
1	0	0	75%
1	0	1	80%
1	<b>(1)</b>	0	85%
1	1	1	90%

GRB: Register reset setting

GRB	Function
0	Reset all registers to default value
1	Normal operation (Default)

When this command is sent to driver IC, it will be executed immediately

DRV FREQ: DRV signal frequency setting

DRV_FREQ	DRV frequency
0(Default)	DCLK / 64
1	DCLK / 128



A030DN01 VG Product Spec	Version	0.2
	Page	36/61

#### R6

No					MSB Register data					LSB						
NO	<b>A6</b>	R/W	<b>A</b> 5	<b>A</b> 4	<b>A3</b>	<b>A2</b>	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	LED_Cu	rrent(00)		VI	BLK(15h	)	

VBLK: Vertical blanking setting

#### UPS051, UPS052, YUV640 and YUV720 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
15h	21(Default)	H (line)
1Fh	31	2.0

#### CCIR656 NTSC mode

D4 ~ D0	VBLK	Unit
01h	1	
16h	22(Default)	H (line)
1Fh	31	7

#### UPS052, CCIR656 and YUV640 and YUV720 PAL mode(Vertical blanking + 3)

D4 ~ D0	VBLK	Unit
00h	3	
15h	24(Default)	H (line)
1Fh	34	

Note1: V-blanking must be adjusted based on the input data.

Note2: In CCIR656 NTSC mode, set the typical value VBLK=16h, actually V\_blanking = VBLK lines (22 lines)

LED\_CURRENT: adjust LED current

#### DC-DC feedback voltage

D6	D5	Feedback Threshold voltage
0	0	0.6V(20mA) (default)
0	1	0.75V(25mA)
1	0	0.45V(15mA)
1	1	0.3V(10mA)



A030DN01 VG Product Spec	Version	0.2
	Page	37/61


#### R6 & R7:

No	Register address						s		MSB Register data								
140	<b>A</b> 6	R/W	<b>A</b> 5	Α4	<b>A3</b>	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0	
R6	0	0	0	0	0	1	1	0	HBLK_EN(0)	BLK_EN(0) LED_Current(00) VBLK(15h)					)		
R7	0	0	0	0	0	1	1	1		HBLK(46h)							

## HBLK\_EN & HBLK: Horizontal blanking setting

HBLK_EN	HBLK(D7~D0)	HBLK	Unit	Remark
Х	32h	50		
Х	46h	70(Default)	DCLK(*)	UPS051
Х	FFh	255		
0	-	241(fixed)	DCLK(*)	UPS052
1	02h~FF	2~255	DCLK(*)	UF3032
0	-	240(fixed)	DCLK(*)	YUV640, YUV720
1	02h ~ FFh	2 ~ 255	DCLK(*)	100040, 100720

<sup>\*</sup>The frequency of DCLK is different under different input timing.



### R8:

No.	Register address						s		MSB Register data							LSB
NO.	<b>A</b> 6	R/W	Α5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0
R8	0	0	0	0	1	0	0	0	BL_DRV(00)		Х	Х	Х	Х	Х	Х

## BL\_DRV: Backlight driving capability setting

D7	D6	BL_DRV capability
Ó	0	Normal capability (Default)
0	1	2 times the Normal capability
1	0	4 times the Normal capability
1	1	8 times the Normal capability



A030DN01 VG Product Spec	Version	0.2
	Page	38/61

#### R12:

No.	Register address								MSB			LSB				
NO.	<b>A6</b>	R/W	<b>A5</b>	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	Α0	<b>D7</b>	D7 D6 D5 D4 D3 D2 D1					D0	
R12	0	0	0	0	1	1	0	0	PAIR(00)		Х	CbCr(0)	х	Vdpol(1)	Hdpol(1)	DCLKpol(0)

## DCLKpol: DCLK polarity selection


DCLKpol	Function	
0	Positive polarity (Default)	
1	Negative polarity	

# HDpol: HSYNC polarity selection

HDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	

## VDpol: VSYNC polarity selection

VDpol	Function	
0	Positive polarity	
1	Negative polarity (Default)	





A030DN01 VG Product Spec	Version	0.2
	Page	39/61

CbCr: Cb & Cr exchange position, (Please refer to the table of R0( Y\_CbCr) for detail description)

CbCr='0'	Cb0	Y0	Cr0	Y1	Cb2	Y2	Cr2	<b>Y</b> 3
CbCr='1'	Cr0	Y0	Cb0	Y1	Cr2	Y2	Cb2	Y3

PAIR: Vertical start time setting for Odd/Even frame

UPS051 / UPS052 NTSC / UPS052 PAL (\*)

PA	IR .	VBLK								
D7	D6	ODD/EVEN	Unit							
х	0	21/21(Default)	∐ /lino\							
Х	1	21/20	H (line)							


#### CCIR656/YUV640/YUV720 NTSC/PAL (\*\*)

PA	IR		VBLK	Unit	
D7	D6		ODD/EVEN	Oilit	
0	0	22/22			
0	1	22/23		II (line)	
1	0	23/22		H (line)	
1	1	23/23			

<sup>(\*)</sup> The typical value of VBLK of UPS052 PAL(24 H) is different than UPS051/UPS052 NTSC(21H).

Note: V-blanking must be adjusted based on the input data.

#### For example:



	PAI	R=0	PAIR=1			
Field	START	END	START	END		
ODD	22	261	22	261		
EVEN	285	524	284	523		

This table is based on VBLK=21.

<sup>(\*\*)</sup> The typical value of VBLK of CCIR656 PAL(24 H) is different than CCIR656 NTSC(22H).



A030DN01 VG Product Spec	Version	0.2
	Page	40/61

#### R13:

No.	Register address								MSB Register data							LSB		
NO.	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D7 D6 D5 D4 D3 D2 D1								
R13	0	0	0	0	1	1	0	1	CONTRAST_RGB(40h)									

## CONTRAST\_RGB: RGB contrast level setting, the gain changes (1/64) / bit

D7 ~ D0	Contrast gain	
00h	0	
40h	1(Default)	
FFh	3.984	

#### R14~R17:

No.		Re	gis	ter	add	lres	s		MSB	MSB Register data								
INO.	<b>A</b> 6	R/W	Α5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D6         D5         D4         D3         D2         D1							
R14	0	0	0	0	1	1	0	1	х		SUB-CONTRAST_R(40h)							
R16	0	0	0	1	0	0	0	0	Х		SUB-CONTRAST_B(40h)							

## SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

D6 ~ D0	Brightness gain
00h	0.75
40h	1(Default)
7Fh	1.246

No.		Re	gis	ter	add	res	s		MSB Register data									
NO.	<b>A6</b>	R/W	Α5	Α4	А3	<b>A2</b>	<b>A</b> 1	Α0	D7	D6	D6 D5 D4 D3 D2 D1							
R15	0	0	0^	0	7	4	1	1	Х	SUB-BRIGHTNESS_R(40h)								
R17	0	0	0	1	0	0	0	1	Х		SUB-BRIGHTNESS_B(40h)							

# SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy: 1 step / bit

D6 ~ D0	Brightness gain
00h	Dark (-64)
40h	Center (0)(Default)
7Fh	Bright (+63)



A030DN01 VG Product Spec	Version	0.2
	Page	41/61

#### R21:

No.	Register address								MSB Register data LS									
NO.	<b>A6</b>	R/W	<b>A</b> 5	Α4	А3	A2	<b>A</b> 1	Α0	D7	D6	D5	D4	D3	D2	D1	D0		
R21	0	0	0	1	0	1	0	1	LE	D_ON_C	YCLE (01	11)	LED_ON_RATIO (1111)					

LED\_ON\_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


LI	ED_ON	I_RAT	10	Value
D3	D2	D1	D0	value
0	0	0	0	1/16
0	0	0	1	2/16
0	0	1	0	3/16
0	0	1	1	4/16
0	1	0	0	5/16
0	1	0	1	6/16
0	1	1	0	7/16
0	1	1	1	8/16
1	0	0	0	9/16
1	0	0	1	10/16
1	0	1	0	11/16
1	0	1	1	12/16
1	1	0	0	13/16
1	1	0	1	14/16
1	1	1	0	15/16
1	1	1	1	16/16(Default)

LED\_ON\_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

LE	D_ON	_CYCI	LE	Value
D7	D6	D5	D4	value
0	0	0	0	1
0	0	0	1	(2')
0	0	1	0	3
0	0	1	1	4
0	1	0	0	5
0	1	0		6
0	1	1	0	7
0	1	14		8(Default)
1	0	0	0	9
1	0	0	1	10
1	0 🎤	1	0	11
1	0	1	1	12
1	1	0	0	13
<b>41</b>		0	1	14
	1	1	0	15
1	1	1	1	16



A030DN01 VG Product Spec	Version	0.2
	Page	42/61



 $16* LED\_ON\_CYCLE = LED\_ON\_CYCLE* (LED\_ON\_RATIO*16~) + LED\_ON\_CYCLE* (16-LED\_ON\_RATIO*16)$ 

(Cycle) (Enable) (Disable) Unit: HSYNC

for example:

LED\_ON\_RATIO is "1001", and LED\_ON\_CYCLE is "0111", then:

Cycle = 16 \* 8 = 128 (HSYNC)

Enable = 8\*((10/16)\*16) = 80(HSYNC)

Disable = 8\*(16-(10/16)\*16) = 48(HSYNC)  $\Rightarrow$  62.5% on

## R22:

No.		Re	gis	ter	add	Ires	s		MSB	ISB Register data						LSB
NO.	<b>A</b> 6	R/W	<b>A</b> 5	<b>A</b> 4	А3	<b>A2</b>	<b>A</b> 1	A0	D7	D6 D5 D4 D3 D2 D1 D0					D0	
R22	0	0	0	7	0	1	1	0	Х	Х	Х	Х	Х	GAMMA set(1)	Х	Х

# GAMMA set: Select auto or manual gamma setting

GAMMA set	Description
0	Manual set gamma by R23 ~ R26.
1	Auto set to default Gamma (Default).



A030DN01 VG Product Spec	Version	0.2
	Page	43/61

#### R23 ~ R26:

No.		Re	gis	ter	add	res	s		MSB	MSB Register data						LSB
	<b>A</b> 6	R/W	<b>A</b> 5	Α4	А3	<b>A2</b>	<b>A</b> 1	A0	D7	D6	D5	D4	D3	D2	D1	D0
R23	0	0	0	1	0	1	1	1	Х	Х	GMA_\	V8 (01)	Х	Х	GMA_\	/4 (01)
R24	0	0	0	1	1	0	0	0	Х	Х	GMA_V	<b>′</b> 25 (10)	Х	Х	GMA_V	16 (10)
R25	0	0	0	1	1	0	0	1	Х	Х	GMA_V	<b>′</b> 48 (10)	Х	Х	GMA_V	36 (10)
R26	0	0	0	1	1	0	1	0	Х	Х	GMA_V	<b>′</b> 60 (10)	Х	Х	GMA_V	55 (10)

# 8 adjustable points





A030DN01 VG Product Spec	Version	0.2
	Page	44/61


# C. Optical specification (Note 1,Note 2, Note 3)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response time							4
Rise	Tr	<i>θ</i> =0°	-	10	20	ms	Note 4
Fall	Tf		-	25	35	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5,6
Viewing angle							
Тор	arphi н		40	50	-		
Bottom	$\varphi_{L}$	CR≧10	50	60	A P	deg.	Note 7
Left	L		50	60	7		
Right	R		50	60	-		
Brightness *	$Y_{L}$	θ = <b>0</b> °	280	350	-	cd/m <sup>2</sup>	Note 8,9
Luminance Uniformity			70	80		%	Note 10
	Х	θ =0°	0.26	0.31	0.36		
	у	θ <b>=0</b> °	0.29	0.34	0.39		
	Rx	θ =0°	0.54	0.59	0.64		
White chromaticity	Ry	$\theta = 0^{\circ}$	0.29	0.34	0.39		
write chromaticity	Gx	$\theta$ =0°	0.30	0.35	0.40		
	Gy	θ =0°	0.52	0.57	0.62		
10	Вх	θ =0°	0.11	0.16	0.21		_
	Ву	θ =0°	0.10	0.15	0.20		

Note 1. Ambient temperature =25°C.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-7, after 10 minutes operation.






A030DN01 VG Product Spec	Version	0.2
	Page	45/61

#### Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



#### Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Photo detector output when LCD is at "White" state
Photo detector output when LCD is at "Black" state

Note 6. White Vi=V $_{i50}$   $\mp$  1.5V Black Vi=V $_{i50}$   $\pm$  2.0V

"±" Means that the analog input signal swings in phase with COM signal.


" $\mp$ " Means that the analog input signal swings out of phase with COM signal.

V<sub>i50</sub>: The analog input voltage when transmission is 50%

The 100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

# Note 7. Definition of viewing angle:

Refer to figure as below.






A030DN01 VG Product Spec	Version	0.2
	Page	46/61

Note 8. Measured at the center area of the panel in gray level 255 with backlight current 20mA


Note 9. Color Filter Arrangement



Note 10. Definition of luminance uniformity

Luminance Uniformity = Min. Brightness of nine point

Max. Brightness of nine point






A030DN01 VG Product Spec	Version	0.2
	Page	47/61

# D. Reliability test items

No.	Test items	Conditions	Remark
1	High temperature storage	Ta= 70℃ 240Hrs	Note 1
2	Low temperature storage	Ta= -25°C 240Hrs	
3	High temperature operation	Ta= 60°C 240Hrs	
4	Low temperature operation	Ta= 0°C 240Hrs	
5	High temperature and high humidity	Ta= 60°C. 90% RH 240Hrs	Operation
6	Heat shock	-25°C ~60°C /50 cycle 2Hrs/cycle	Non-operation
7	Electrostatic discharge	Air-mode : +/- 8kV Contact-mode : +/- 4kV	Note.2, Note 3
8	Vibration	Frequency range : 10~55Hz  Stoke : 1.5mm  Sweep : 10~55Hz~10Hz  2 hours for each direction of X,Y,Z  (6 hours for total)	Non-operation JIS C7021, A-10 condition A
9	Mechanical shock	100G . 6ms, ±X,±Y,±Z  3 times for each direction	Non-operation JIS C7021, A-7 condition C
10	Vibration (with carton)	Random vibration:  0.015G <sup>2</sup> /Hz from 5~200Hz  -6dB/Octave from 200~500Hz	IEC 68-34
11	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surfaces	
		l comer, o euges, o surfaces	

Note1: Ta: Ambient temperature.

Note 2. ESD Testing Flow as the below





A030DN01 VG Product Spec	Version	0.2
	Page	48/61

## Note 3. ESD testing method.

1. Ambient: 24~26°C, 56~65%RH

2. Instruments: Noiseken ESS-2000,

3. Operation System: "CX40FL-B" and adapter "A030DN01 V6"


4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:

a. Contact Discharge: Max±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge: Max ±20KV, 150pF(330Ω) 1sec, 5 points, 10 times/point

#### 6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.



A030DN01 VG Product Spec	Version	0.2
	Page	49/61


# E. Packing form





A030DN01 VG Product Spec	Version	0.2
	Page	50/61

# F. Outline dimension






A030DN01 VG Product Spec	Version	0.2
	Page	51/61

# G. Application note

# 1. Application circuit

#### 1.1 With internal LED driver circuit




Note1: Use internal LED driver must set R5[1](SHDB1)= "1".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM\_DC function.



A030DN01 VG Product Spec	Version	0.2
	Page	52/61

#### 1.2 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= "0".

Note2: If use external VCOM DC, R1 must setting 00H to disable internal VCOM\_DC function.




A030DN01 VG Product Spec	Version	0.2
	Page	53/61

# 2. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

#### 2.1 Power on (Standby Disabling)

After VDD power on reset, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started. The LCD positive and negative power supplies VGH/VGL are pumped first, and followed by the LED power VLED. Please refer to Fig.10 for the detail timing of power on sequence.






A030DN01 VG Product Spec	Version	0.2
	Page	54/61

## 2.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started. Please refer to Fig.11 for the detail timing of power off sequence.






A030DN01 VG Product Spec	Version	0.2
	Page	55/61

# 3. Recommended power on/off serial command settings


#### 3.1 UPS051





A030DN01 VG Product Spec	Version	0.2
	Page	56/61


#### 3.2 UPS052 320 mode





A030DN01 VG Product Spec	Version	0.2
	Page	57/61


#### 3.3 UPS052 360 mode





A030DN01 VG Product Spec	Version	0.2
	Page	58/61


#### 3.4 CCIR656





A030DN01 VG Product Spec	Version	0.2
	Page	59/61


#### 3.5 YUV 720





A030DN01 VG Product Spec	Version	0.2
	Page	60/61

#### 3.6 YUV 640





A030DN01 VG Product Spec	Version	0.2
	Page	61/61

# 4. Power generation circuit

The black diagram of built-in power generation circuit for TFT-LCD supply power is shown as below:

