

| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 1/49 |

CUSTOMER APPROVAL SHEET

Company Name

| | MODEL | A030JTN01.0 |
|---------|----------------------------|------------------------------|
| | CUSTOMER | Title: |
| | APPROVED | Name : |
| _ | | |
| | APPROVAL FOR SPECIFICATION | ONS ONLY (Spec. Ver. 1.0) |
| | APPROVAL FOR SPECIFICATIO | NS AND ES SAMPLE (Spec. Ver) |
| | APPROVAL FOR SPECIFICATIO | NS AND CS SAMPLE (Spec. Ver) |
| | CUSTOMER REMARK: | |
| | | |
| | | |
| AUO PM: | | |

Comment:

P/N: <u>97.03A35.000</u>

1 Li-Hsin Rd. 2. Science-Based Industrial Park Hsinchu 300, Taiwan, R.O.C. Tel: +886-3-500-8899 Fax: +886-3-577-2730



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 2/49 |

| Doc. version: | 1.0 |
|---------------|------------|
| Total pages: | 55 |
| Date: | 2012/01/30 |

Product Specification 3.0" COLOR TFT-LCD MODULE

| Model Name | A030JTN01.0 | |
|--------------------|---------------------------|--|
| Planned Lifetime: | From 2011/Sep To 2012/Sep | |
| Phase-out Control: | From 2012/Oct To 2013/Mar | |
| EOL Schedule: | 2013/Mar | |

< > Preliminary Specification

< → > Final Specification

Note: The content of this specification is subject to change without prior notice.

© 2011 AU Optronics All Rights Reserved, Do Not Copy.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 3/49 |

Record of Revision

| Version | Revise Date | Page | Content |
|---------|-------------|------|---------------|
| 1.0 | 2012/01/30 | | First version |
| | | | |
| | | | |
| | | | |
| | | | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 4/49 |

Contents

| Precaution in Design | 6 |
|--|----|
| 1. Notice | 6 |
| 2. For Handing And System Design | 7 |
| 3. For Operating LCD Module | 9 |
| 4. Precaution For Storage | 9 |
| 5. Other Notice | 10 |
| 6. Precaution for Discarding Liquid Crystal Modules | 10 |
| A. Physical specifications | 11 |
| B. Electrical specifications | 12 |
| 1. Pin assignment | 12 |
| 2. Absolute maximum ratings | 14 |
| 3. Electrical characteristics | 14 |
| 3.1 Recommended operating conditions (GND=0V) | 14 |
| 3.2 Electrical characteristics (GND=0V) | 14 |
| 3.2 Digital input signal overshoot and undershoot limitation | 15 |
| 3.3 Recommended Capacitance Values of External Capacitor | 16 |
| 3.4 Backlight driving conditions | 16 |
| 4. Input timing AC characteristic | 17 |
| 5. Input timing format | 18 |
| 5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3) | 18 |
| 5.2 YUV 320 8-bit serial mode (Refer to Fig.4 Fig.5) | 21 |
| 5.3 YUV 320 to RGB conversion | 24 |
| 6. Serial control interface AC characteristic | 25 |
| 6.1 Timing chart | 25 |
| 6.2 The configuration of serial data at SDA terminal is at below | 26 |
| 6.3 Register table | 27 |
| 6.4 Register description | 28 |
| C. Optical specification (Note 1, Note 2, Note 3) | 38 |
| D. Reliability test items | 41 |
| E. Packing Design | 43 |
| 1. Packing form | 43 |
| F. Outline dimension | 44 |
| G. Application note | 45 |
| 1. Input Data Timing | 45 |
| 2. Application circuit | 46 |
| 2.1 With external LED driver circuit | 46 |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 5/49 |

| 3. Power on/off sequence | 47 |
|---|----|
| 3.1 Power on (Standby Disabling) | 47 |
| 3.2 Power off (Standby Enabling) | 48 |
| 4. Recommended power on/off serial command settings | 49 |
| a. Recommended Power On Register Setting with external LED driver | 49 |
| b. Recommended Power Off Register Setting | 49 |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 6/49 |

Precaution in Design

1. Notice

- 1) These specification sheets are the proprietary product of AU Optronics Corporation (AUO) and include materials protected under copyright of AUO. Do not reproduce or cause any third party to reproduce them in any form or by any means, electronic or mechanical, for any purpose, in whole or in part, without the express written permission of AUO.
- 2) The application examples in these specification sheets are provided to explain the representative applications of the device and are not intended to guarantee any industrial property right or other rights or license you to use them. AUO assumes no responsibility for any problems related to any industrial property right of a third party resulting from the use of the device.
- 3) The device listed in these specification sheets was designed and manufactured for use in Telecommunication equipment (terminals)
- 4) In case of using the device for applications such as control and safety equipment for transportation (aircraft, trains, automobiles, etc.), rescue and security equipment and various safety related equipment which require higher reliability and safety, take into consideration that appropriate measures such as fail-safe functions and redundant system design should be taken.
- 5) Do not use the device for equipment that requires an extreme level of reliability, such as aerospace applications, telecommunication equipment (trunk lines), nuclear power control equipment and medical or other equipment for life support.
- 6) AUO assumes no responsibility for any damage resulting from the use of the device which does not comply with the

instructions and the precautions specified in these specification sheets.

7) Contact and consult with a AUO sales representative for any questions about this device.

. Operating Precautions

- 1) Since front polarizer is easily damaged, please be cautious and not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or soft cloth.
- 5) Since the panel is made of glass, it may be broken or cracked if dropped or bumped on hard surface.
- 6) Do not open nor modify the module assembly.
- 7) Do not press the reflector sheet at the back of the module to any direction.
- 8) In case if a module has to be put back into the packing container slot after it was taken out from the container, do not press the center of the LED light bar edge. Instead, press at the far ends of the LED light bar edge softly. Otherwise the TFT Module may be damaged.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 7/49 |

2. For Handing And System Design

- 1) Do not scratch the surface of the polarizer film as it is easily damaged.
- 2) If the cleaning of the surface of the LCD panel is necessary, wipe it swiftly with cotton or other soft cloth. Do not use organic solvent as it damages polarizer.
- 3) Water droplets on polarizer must be wiped off immediately as they may cause color changes, or other defects if remained for a long time.
- 4) Since this LCD panel is made of glass, dropping the module or banging it against hard objects may cause cracks or fragmentation.
- 5) Certain materials such as epoxy resin (amine's hardener) or silicone adhesive agent (de-alcohol or de-oxym) emits gas to which polarizer reacts (color change). Check carefully that gas from materials used in system housing or packaging do not hart polarizer.
- 6) Liquid crystal material will freeze below specified storage temperature range and it will not get back to normal quality even after temperature comes back within specified temperature range. Liquid crystal material will become isotropic above specified temperature range and may not get back to normal quality. Keep the LCD module always within specified temperature range.
- 7) Do not expose LCD module to the direct sunlight or to strong ultraviolet light for long time.
- 8) If the LCD driver IC (COG) is exposed to light, normal operation may be impeded. It is necessary to design so that the light is shut off when the LCD module i
- 9) Do not disassemble the LCD module as it may cause permanent damage.
- 10) As this LCD module contains components sensitive to electrostatic discharge, be sure to follow the instructions in below.
- Operators

Operators must wear anti-static wears to prevent electrostatic charge up to and discharge from human body.

② Equipment and containers

Process equipment such as conveyer, soldering iron, working bench and containers may possibly generate electrostatic charge up and discharge. Equipment must be grounded through 100Mohms resistance. Use ion blower.

③ GND

To avoid ESD (Electro Static Discharge) damage, be sure to ground yourself before handling TFT- LCD Module.

4 Humidity

Proper humidity of working room may reduce the risk of electrostatic charge up and discharge. Humidity should be kept over 50% all the time.

⑤Transportation/storage

Storage materials must be anti-static to prevent causing electrostatic discharge.

6Others

Protective film is attached on the surface of LCD panel to prevent scratches or other damages. When removing this protective film, remove it slowly under proper anti-ESD control such as ion blower.

11) Hold LCD very carefully when placing LCD module into the system housing. Do not apply excessive stress


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR 7 TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 8/49 |

or pressure to LCD module. Do not to use chloroprene rubber as it may affect on the reliability of the electrical interconnection.

- 12) Do not hold or touch LCD panel to flex interconnection area as it may be damaged.
- 13) As the binding material between LCD panel and flex connector mentioned in 12) contains an organic material, any type of organic solvents are not allowed to be used. Direct contact by fingers is also prohibited.
- 14) When carrying the LCD module, place it on the tray to protect from mechanical damage. It is recommended to use the conductive trays to protect the CMOS components from electrostatic discharge. When holding the module, hold the Plastic Frame of LCD module so that the panel, COG and other electric parts are not damaged.



- 15) Place a protective cover on the LCD module to protect the glass panel from mechanical damages.
- 16) LCD panel is susceptible to mechanical stress and even the slightest stress will cause a color change in background. So make sure the LCD panel is placed on flat plane without any continuous twisting, bending or pushing stress.
- 17) Protective film is placed onto the surface of LCD panel when it is shipped from factory. Make sure to peel it off before assembling the LCD module into the system. Be very careful not to damage LCD module by electrostatic discharge when peeling off this protective film. Ion blower and ground strap are recommended.
- 18) Make sure the mechanical design of the system in which the LCD module will be assembled matches specified viewing angle of this LCD module.
- 19) This LCD module does not contain nor use any ODS (1,1,1-Trichloroethane, CCL4) in all materials used, in all production processes.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|------|
| | Page | 9/49 |

3. For Operating LCD Module


- 1) Do not operate or store the LCD module under outside of specified environmental conditions.
- 2) At the shipment, adjust the contrast of each LCD module with electric volume. LCD contrast may vary from panel to panel depending on variation of LCD power voltage from system.
- 3) As opt-electrical characteristics of LCD will be changed, dependent on the temperature, the confirmation of display quality and characteristics has to be done after temperature is set at 25 °C and it becomes stable.


4. Precaution For Storage

- 1) Do not expose the LCD module to direct sunlight or strong ultraviolet light for long periods. Store in a dark place.
- 2) The liquid crystal material will solidify if stored below the rated storage temperature and will become an isotropic liquid if stored above the rated storage temperature, and may not retain its original properties. Only store the module at normal temperature and humidity (25±5°C,60 10%RH) in order to avoid exposing the front polarizer to chronic humidity.
- 3) Keeping Method

DON'T

DO





- a. Don't keeping under the direct sunlight.
- b. Keeping in the tray under the dark place.
- 4) Do not operate or store the LCD module under outside of specified environmental conditions.
- 5) Be sure to prevent light striking the chip surface.



| A030JTN01.0 product Spec | Version | 1.0 | |
|--------------------------|---------|-------|--|
| | Page | 10/49 | |

5. Other Notice

- 1) Do not operate or store the LCD module under outside of specified environmental conditions.
- 2) As electrical impedance of power supply lines (VCC-GND) are low when LCD module is working, place the de-coupling capacitor near by LCD module as close as possible.
- 3) Reset signal must be sent after power on to initialize LSI. LSI does not function properly until initialize it by reset signal.
- 4) Generally, at power on, in order not to apply DC charge directly to LCD panel, supply logic voltage first and initialize LSI logic function including polarity alternation. Then supply voltage for LCD bias. At power off, in order not to apply DC charge directly to LCD panel, execute Power OFF sequence and Discharge command.
- 5) Don't touch to FPC surface, exposed IC chip, electric parts and other parts, to any electric, metallic materials.
- 6) No bromide specific fire-retardant material is used in this module.
- 7) Do not display still picture on the display over 2 hours as this will damage the liquid crystal.
- 8) The connector used in this LCD module is the one AUO have not ever used.

Therefore, please note that the quality of this connector concerned is out of AUO's guarantee.

6. Precaution for Discarding Liquid Crystal Modules

COG: After removing the LSI from the liquid crystal panel, dispose of it in a similar way to circuit boards from electronic devices.

LCD panel: Dispose of as glass waste. This LCD module contains no harmful substances. The liquid crystal panel contains no dangerous or harmful substances. The liquid crystal panel only contains an extremely small amount of liquid crystal (approx.100mg) and therefore it will not leak even if the panel should break.

-Its median lethal dose (LD50) is greater than 2,000 mg/kg and a mutagenetic (Aims test: negative) material is employed.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 11/49 |

A. Physical specifications

| NO. | Item | Specification | Remark |
|-----|----------------------------|-------------------|--------|
| 1 | Display resolution (dot) | 960(W) x 480(H) | |
| 2 | Active area (mm) | 60 x 45 | |
| 3 | Screen size (inch) | 2.95 (Diagonal) | |
| 4 | Dot pitch (um) | 62.5x 93.75 | |
| 5 | Color configuration | R, G, B delta | |
| 6 | Overall dimension (mm) | 70.2 x 51.4 x 2.2 | Note 1 |
| 7 | Weight (g) | 18 | |
| 8 | Panel surface treatment | Hard Coating | |

Note 1: Refer to F. Outline Dimension



| A030JTN01.0 product Spec | Version | 1.0 | |
|--------------------------|---------|-------|--|
| | Page | 12/49 | |

B. Electrical specifications

1. Pin assignment

| Pin no | Symbol | I/O | Description | Remark |
|--------|---------|-----|--|--------|
| 1 | VLED+ | Р | LED backlight anode | |
| 2 | VLED- | Р | LED backlight cathode | |
| 3 | GND | Р | Ground | |
| 4 | GRB | 1 | Global reset pin | |
| 5 | Dummy | D | Dummy pads. Internal connects floating | Note 1 |
| 6 | CS | 1 | Chip select pin of SPI interface | |
| 7 | SDA | 1 | Data input pin of SPI mode | |
| 8 | SCL | 1 | Clock input pin of SPI mode | |
| 9 | VDDIO | Р | Voltage input pin for digital power | |
| 10 | VDD_18V | С | Connect capacitor | |
| 11 | LCD_ID | D | Dummy pads. Internal connects floating | |
| 12 | GND | Р | Ground | |
| 13 | DCLK | 1 | Data-clock and oscillator source | |
| 14 | GND | Р | Ground | |
| 15 | VSYNC | I | Vertical synchronizing signal | |
| 16 | HSYNC | I | Horizontal synchronizing signal | |
| 17 | GND | Р | Ground | |
| 18 | D07 | I | Data signal (MSB) | |
| 19 | D06 | I | Data signal | |
| 20 | D05 | -1 | Data signal | |
| 21 | D04 | I | Data signal | |
| 22 | D03 | I | Data signal | |
| 23 | D02 | I | Data signal | |
| 24 | D01 | I | Data signal | |
| 25 | D00 | I | Data signal (LSB) | |
| 26 | GND | Р | Ground | |
| 27 | VCOMH | С | Connect capacitor | |
| 28 | GND | Р | Ground | |
| 29 | VCOML | С | Connect capacitor | |
| 30 | VDD2 | С | Connect capacitor | |
| 31 | C5P | С | Connect capacitor | |
| 32 | C5N | С | Connect capacitor | |
| 33 | VCL | С | Connect capacitor | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 13/49 |


| 34 | C1P | С | Connect capacitor |
|----|-----|---|------------------------------------|
| 35 | C1N | С | Connect capacitor |
| 36 | C2P | С | Connect capacitor |
| 37 | C2N | С | Connect capacitor |
| 38 | C3N | С | Connect capacitor |
| 39 | C3P | С | Connect capacitor |
| 40 | VGH | С | Connect capacitor |
| 41 | C4P | С | Connect capacitor |
| 42 | C4N | С | Connect capacitor |
| 43 | VGL | С | Connect capacitor |
| 44 | VDD | Р | Voltage input pin for analog power |
| 45 | VDD | Р | Voltage input pin for analog power |

I: Input, O: Output, C: Capacitor, P: Power

Note1: For AUO OTP function.

Note2:D[07:00]:serial 8-bit data input when YUV 320 8-bit or UPS051 timing.

Note3: Definition of scanning direction, Refer to figure as below:





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 14/49 |

2. Absolute maximum ratings

| Item | Symbol | Condition | Min. | Max. | Unit | Remark |
|----------------|--------|-----------|------|------|------|--------|
| Supply Voltage | VDD | GND=0V | -0.3 | 6.0 | | |
| Supply Voltage | VDDIO | GND=0V | -0.3 | 6.0 | V | |

Note 1: Functional operation should be restricted under ambient temperature (25°C).

Note 2: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.

3. Electrical characteristics

3.1 Recommended operating conditions (GND=0V)

| Iter | n | Symbol | Min. | Тур. | Max. | Unit | Remark |
|--------|---------|----------|------------|------|------------|------|--------|
| | | VDD | 3.0 | 3.3 | 3.6 | V | |
| | | VDDIO | 3.0 | 3.3 | 3.6 | | |
| Input | H Level | V_{IH} | 0.7* VDDIO | - | VDDIO | V | |
| Signal | L Level | V_{IL} | GND | - | 0.3* VDDIO | V | |

3.2 Electrical characteristics (GND=0V)

| Parameter | Symbol | Condition | Min. | Тур. | Max. | Unit | Remark | |
|------------------------|-----------------------------|--------------------|------|------|------|------|----------------------|--|
| Input Current | I_{VDD} | V 2.2V | - | 14 | 18 | mA | Note 1 | |
| for V _{VDD} | I _{VDD(STANDBY)} | V_{VDD} =3.3 V | - | 50 | 100 | uA | Note 1 | |
| Input Current | I _{VDDIO} | V 2.0V | - | 0.5 | 1 | mA | Note 1 | |
| for V _{VDDIO} | I _{VDDIO(STANDBY)} | $V_{VDDIO}=3.3V$ | - | 20 | 50 | uA | | |
| | V_{GH} | $V_{DD}=3.3V$ | 13 | 14 | 15 | ٧ | Note 2 | |
| DC-DC voltage | V_{GL} | $V_{DD}=3.3V$ | -10 | -9 | -8 | ٧ | Note 2 | |
| VCOM voltage | V_{CAC} | - | 4.8 | 5.4 | 6 | Vp-p | AC component, Note 3 | |

Note 1: Test Condition: 8colorbar+Grayscale pattern, UPS051 mode, Frame rate: 60Hz, other registers are default setting.

Note 2: V_{GH} and V_{GL} are output voltages of integrated LCD driver IC.

Note 3: The brightness of LCD panel could be adjusted by the adjustment of the AC component of VCOM.






| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 15/49 |

3.2 Digital input signal overshoot and undershoot limitation

The digital input signal overshoot and undershoot voltage should keep under VDDIO+0.3V and over GND-0.3V.

| Symbol | Overshoot | Undershoot |
|--------|--------------|------------|
| D0-D15 | | |
| DCLK | | |
| HSYNC | | |
| VSYNC | | |
| SCL | < VDDIO+0.3V | > GND-0.3V |
| SDA | | |
| CS | | |
| GRB | | |
| STB | | |





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 16/49 |

3.3 Recommended Capacitance Values of External Capacitor


The recommended capacitance values of the external capacitor are shown below. These values should be finally determined only after performing sufficient evaluation on the module.

| Pin name | Recommended value of capacitors (μF) | Withstanding voltage (V) |
|----------|--------------------------------------|-----------------------------|
| VGH | 1 to 2.2 | 25 |
| VGL | 1 to 2.2 | 16 |
| VDD | 1 to 2.2 | 6.3 |
| VDDIO | 1 to 2.2 | 6.3 |
| VDD_18V | 1 to 2.2 | 6.3 |
| VDD2 | 1 to 4.7 | 10 |
| VCL | 1 to 2.2 | 10 |
| VCOMH | 1 to 4.7 | 10 |
| VCOML | 1 to 4.7 | 10 |
| C1P,C1N | 1 | 6.3 |
| C2P,C2N | 1 | 6.3 |
| C3P,C3N | 1' | 10 |
| C4P,C4N | 1 | 16 |
| C5P,C5N | 1 | 16 |

3.4 Backlight driving conditions

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remark |
|------------------|----------|------|------|------|------|---------|
| LED current | | | 25 | 27.5 | mA | |
| LED voltage | V_{L} | | 12.8 | 14 | V | 4 LED's |
| Feedback voltage | V_{FB} | | | | V | |

Note1: To consider Backlight driver and feedback resistor tolerance.



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR 16 TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 17/49 |

4. Input timing AC characteristic

(VDD=3.0 ~3.6V, AGND=GND=0V, TA=25°C)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remark |
|------------------|--------|------|------|------|------|--------|
| DCLK duty cycle | Tcw | 40 | 50 | 60 | % | |
| VSYNC setup time | Tvst | 8 | - | - | ns | |
| VSYNC hold time | Tvhd | 8 | - | - | ns | |
| HSYNC setup time | Thst | 8 | - | - | ns | |
| HSYNC hold time | Thhd | 8 | - | - | ns | |
| Data setup time | Tdst | 8 | - | - | ns | |
| Data hold time | Tdhd | 8 | - | - | ns | |





t_H means: HSYNC period



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 18/49 |

5. Input timing format

5.1 UPS051 timing conditions (Refer to Fig.1 Fig.2 Fig.3)

| | Parameter | Symbo | Min. | Тур. | Max. | Unit. | Remark |
|----------|----------------|------------------|--------------------|--------------------|---------------------|-------------------|--------|
| DCLK fre | DCLK frequency | | 30 | 33 | 36 | MHz | |
| | Period | t _H | 1004 | 1048 | 1399 | t _{DCLK} | |
| | Display period | t _{hd} | | 960 | | t _{DCLK} | |
| HSYNC | Back porch | t _{hbp} | 20 | 40 | 255 | t _{DCLK} | Note 1 |
| | Front porch | t _{hfp} | 24 | 48 | 96 | t _{DCLK} | |
| | Pulse width | t _{hsw} | 1 | 20 | t _{hbp} -1 | tdclk | |
| | Period | t _V | 485 | 525 | 576 | t | |
| | Display period | t _{vd} | | 480 | | t _H | |
| VSYNC | Back porch | t _{vbp} | 3 | 27 | 31 | t _H | Note 2 |
| | Front porch | t _{vfp} | 2 | 18 | 66 | t _H | |
| | Pulse width | t _{vsw} | 1t _{DCLK} | 1t _{DCLK} | 6t _H | | |

Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK. UPS051 accepts both interlace and non-interlace vertical input timing.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 19/49 |

Invalid data ${f t}_{
m hfp}$ \mathbf{B} 2 UPS051 Input Horizontal Data Sequence Ö 2 Fig.1 UPS051 Input Horizontal Timing Chart C \mathbf{g} \simeq Ŋ М $t_H = t_{hbp} + t_{hd} + t_{hfp}$ Ö $\mathfrak{t}_{\mathrm{hd}}$ \mathbf{g} \simeq Ü М C \simeq \mathbf{B} \simeq $\mathfrak{t}_{\mathrm{hbp}}$ Ŋ М C Invalid data $\mathsf{t}_{\mathrm{hsw}}$ Line 1,3,5..479 Line 2,4,6..480 HSYNC HSYNC DCLK Data



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 20/49 |




Fig.3 UPS051 Input Vertical Timing Chart



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 21/49 |

5.2 YUV 320 8-bit serial mode (Refer to Fig.4 Fig.5)

| | Parameter | Symbo | Min. | Тур. | Max. | Unit. | Remark |
|----------|----------------|---------------------|--------------------|--------------------|---------------------|-------------------|--------|
| DCLK fre | equency | 1/t _{DCLK} | 23 | 24.5 | 25 | MHz | |
| | Period | t _H | 710 | 780 | 877 | t _{DCLK} | |
| | Display period | t _{hd} | | 640 | | t _{DCLK} | |
| HSYNC | Back porch | t _{hbp} | 20 | 40 | 127 | t _{DCLK} | Note 1 |
| | Front porch | t _{hfp} | 50 | 100 | 110 | t _{DCLK} | |
| | Pulse width | t _{hsw} | 1 | 1 | t _{hbp} -1 | t _{DCLK} | |
| | Period | t _V | 485 | 525 | 576 | t | |
| | Display period | t _{vd} | | 480 | | t _H | |
| VSYNC | Back porch | t _{vbp} | 3 | 27 | 31 | t _H | Note 2 |
| | Front porch | t _{vfp} | 2 | 18 | 66 | t _H | |
| | Pulse width | t _{vsw} | 1t _{DCLK} | 1t _{DCLK} | 6t _H | | |


Note 1: The t_{hbp} time is adjustable by setting register HBLK; requirement of minimum blanking time and minimum front porch time must be satisfied.

Note 2: The t_{vbp} time is adjustable by setting register VBLK.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 22/49 |

Fig.4 YUV 320 8-bit serial Input Horizontal Timing Chart





| A030JTN01.0 product Spec | Version | 1.0 | | |
|--------------------------|---------|-------|--|--|
| | Page | 23/49 | | |




Fig.5 YUV 320 8-bit serial Input Vertical Timing Chart



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 24/49 |

5.3 YUV 320 to RGB conversion

R2n-1 = $1.164*(Y_{2n-1} - 16) + 1.596*(C_{rn} - 128)$

 $R2n = 1.164*(Y_{2n} - 16) + 1.596*(C_{rn} - 128)$

G2n-1 = $1.164*(Y_{2n-1} - 16) - 0.813*(C_{rn} - 128) - 0.391*(C_{bn} - 128)$

G2n = 1.164*(Y_{2n} - 16) - 0.813*(C_{rn} - 128) - 0.391*(C_{bn} - 128)


B2n-1 = 1.164*(Y_{2n-1} - 16)+ 2.017*(C_{bn} - 128)

B2n = $1.164*(Y_{2n} - 16) + 2.017*(C_{bn} - 128)$




| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 25/49 |

6. Serial control interface AC characteristic



| Item | Symbol | Min | Typical | Max | Unit |
|------------------------------|------------------|-----|---------|-----|------|
| CS input setup Time | t _{S0} | 50 | - | - | ns |
| Serial data input setup Time | t _{S1} | 50 | - | | ns |
| CS input hold Time | t _{H0} | 50 | - | - | ns |
| Serial data input hold Time | t _{H1} | 50 | - | - | ns |
| SCL pulse low width | t _{W1L} | 50 | - | - | ns |
| SCL pulse high width | t _{W1H} | 50 | - | - | ns |
| CS pulse high width | t _{W2} | 400 | - | - | ns |

6.1 Timing chart



- 1. Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- 2. Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the VSYNC signal. If command is transferred multiple times for the same register, the last command before the VSYNC signal is valid.
- 4. If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- 5. If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data after the falling edge of CS pulse are valid data.
- 6. Serial block operates with the SCL clock.
- 7. Serial data can be accepted in the standby (power save) mode.

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR 25 TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 26/49 |

6.2 The configuration of serial data at SDA terminal is at below

| MSB | | | | | | | | | | | | | | | LSB |
|---------|-----|------------|---------|----|----|----|----|----|----|----|----|----|----|----|-----|
| A6 | R/W | A 5 | A4 | A3 | A2 | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Address | R/W | | Address | | | | | | | | DA | TA | | | |

R/W: Establishes the Read mode when set to '1', and the Write mode when set to '0'.

Write Mode:





| A030JTN01.0 product Spec | Version | 1.0 | | |
|--------------------------|---------|-------|--|--|
| | Page | 27/49 | | |

6.3 Register table

| No. | | | gis | | | | | | MSB Register data | | | | | | | LSB |
|-----|-----------|-----|-----------|----|-----------|-----------|------------|-----------|-------------------|---------------------------------------|----------------|------------------|--------|--------------|--------------|------------|
| NO. | A6 | R/W | A5 | Α4 | A3 | A2 | A 1 | A0 | D7 | D6 | D6 D5 D4 D3 | | | D2 | D1 | D0 |
| R0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y_CbCr (0) | x | х | Х | х | х | х | х |
| R3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | | Brightness (40h) | | | | | | |
| R4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | х | x SEL x X VDIR (1) | | | | | HDIR (1) | |
| R5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | х | GRB (1) | | PFM_DUT (011) | Υ | SHDB2 (1) | SHDB1 (1) | STB (0) |
| R6 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | HBLK_EN (0) | HBLK_EN LED_Current VBLK | | | | | | (-) |
| R7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | | | | | HBLK | (28h) | | |
| R8 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | BL_DRV | (00) | 00) DRV_FREQ x | | | Х | х | х |
| R12 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | х | х | х | CbCr(0) | х | Vdpol(1) | Hdpol(1) | DCLKpol(0) |
| R13 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | | CONTRAST_RGB(40h) | | | | | | |
| R14 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | х | | | | SUB_C | ONTRAST_R(4 | 10h) | |
| R15 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | х | | | ; | SUB_BF | RIGHTNESS_R | (40h) | |
| R16 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | х | | | | SUB_C | ONTRAST_B(4 | l0h) | |
| R17 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | х | | | ; | SUB_BF | RIGHTNESS_B | (40h) | |
| R21 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | LED_ON_C | LED_ON_CYCLE(0111) LED_ON_RATIO(1111) | | | | | |) |
| R27 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | VCOM_SE L(0) | | | | | | | |
| R28 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Х | | | | \ | /COML(47h) | | |

Note: 1. "x" => please set to '0'.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 28/49 |

6.4 Register description

R0:

| No. | | | | | | | | | MSB Register data | | | | | | | LSB |
|-----|------------|-----|------------|----|----|-----------|------------|----|-------------------|----|----|----|----|----|----|-----|
| NO. | A 6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y_CbCr(0) | х | х | Х | х | Х | х | х |

Y_CbCr: Y & CbCr exchange position (only valid for 8-bit input YUV)

| | CbCr(R12[4])='0' (Default) | CbCr(R12[4])='1' | | | | | | |
|----------------------|---|---|--|--|--|--|--|--|
| Y_CbCr='0' (Default) | Cb1 Y1 Cr1 Y2 Cb2 Y3 Cr2 Y4 | Cr1 Y1 Cb1 Y2 Cr2 Y3 Cb2 Y4 | | | | | | |
| Y_CbCr='1' | Y1 Cb1 Y2 Cr1 Y3 Cb2 Y4 Cr2 | Y1 Cr1 Y2 Cb1 Y3 Cr2 Y4 Cb2 | | | | | | |

R3:

| No. | | Register address | | | | | | | MSB Register data | | | | | | | LSB | |
|-----|-----------|------------------|------------|------------|------------|-----------|------------|----|---|--|--|--|--|--|--|-----|--|
| NO. | A6 | R/W | A 5 | A 4 | A 3 | A2 | A 1 | Α0 | D7 D6 D5 D4 D3 D2 D1 D0 | | | | | | | | |
| R3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | Brightness (40h) | | | | | | | | |

BRIGHTNESS: RGB bright level setting, setting accuracy: 1 step / bit

| D7 ~ D0 | Brightness gain |
|--------------|----------------------|
| 00h | Dark (-64) |
| 40h(Default) | Center (0) (Default) |
| FFh | Bright (+191) |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 29/49 |

R4:

| No | No. Register address | | | | | | | | MSB | MSB Register data | | | | | | |
|-----|----------------------|-----|------------|----|----|------------|------------|----|-----|-------------------|--|--|---|---|---------|---------|
| NO. | A6 | R/W | A 5 | Α4 | А3 | A 2 | A 1 | Α0 | D7 | D6 D5 D4 D3 D2 D1 | | | | | | |
| R4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | Х | SEL(000) | | | х | Х | VDIR(1) | HDIR(1) |

HDIR: Horizontal scan direction setting

| HDIR | Function |
|------|------------------------------|
| 0 | Right to left scan |
| 1 | Left to right scan (Default) |

VDIR: Vertical scan direction setting

| VDIR | Function |
|------|---------------------------|
| 0 | Down to up scan |
| 1 | Up to down scan (Default) |

SEL: Input data timing format selection

| | SEL | | INPUT TIMING FORMAT | | | | | | | |
|----|-----|----|-----------------------|--|--|--|--|--|--|--|
| D6 | D5 | D4 | INI OT TIMING I ONMAI | | | | | | | |
| 0 | 0 | 0 | UPS051 (Default) | | | | | | | |
| 0 | 1 | 0 | YUV 320 8-bit | | | | | | | |
| 0 | 1 | 1 | YUV 320 16-bit | | | | | | | |
| 1 | 0 | X | YUV 640 16-bit | | | | | | | |
| 1 | 1 | Χ | YUV 720 16-bit | | | | | | | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 30/49 |

R5

| No | Register address | | | | | | | | MSB Register data | | | | | | | LSB |
|----|------------------|-----|------------|----|----|------------|------------|----|-------------------|-------------------|---------------|--|----------|----------|--------|-----|
| | | R/W | A 5 | Α4 | А3 | A 2 | A 1 | Α0 | D7 | D6 D5 D4 D3 D2 D1 | | | | | | |
| R5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | х | GRB(1) | PFM_DUTY(011) | | SHDB2(1) | SHDB1(1) | STB(0) | |

STB: Standby (Power saving) mode setting

| S | ТВ | Function | | | | | | |
|---|----|------------------------|--|--|--|--|--|--|
| 0 | | Standby mode (Default) | | | | | | |
| 1 | | Normal operation | | | | | | |

SHDB1: Shut down for back light power converter

| SHDB1 | Function |
|-------|---|
| 0 | The back light power converter is off |
| 1 | The back light power converter is controlled by power on/off sequence (Default) |

SHDB2: Shut down for VGH/VGL charge pump

| SHDB2 | Function |
|-------|--|
| 0 | VGH/VGL charge pump is always off |
| 1 | VGH/VGL charge pump is controlled by power on/off sequence (Default) |

PFM_DUTY: PFM duty cycle selection for back light power converter

| | PFM_DUTY | Function | |
|----|----------|----------|----------------|
| D5 | D4 | D3 | PFM duty cycle |
| 0 | 0 | 0 | 93% |
| 0 | 0 | 1 | 95% |
| 0 | 1 | 0 | 65% |
| 0 | 1 | 4 | 70%(Default) |
| 1 | 0 | 0 | 75% |
| 1 | 0 | 1 | 80% |
| 1 | 1 | 0 | 85% |
| 1 | 1 | 1 | 90% |

GRB: Register reset setting

| GRB | Function | | | | |
|-----|--------------------------------------|--|--|--|--|
| 0 | Reset all registers to default value | | | | |
| 1 | Normal operation (Default) | | | | |

When this command is sent to driver ic, it will be executed immediately



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 31/49 |


R6 & R7:

| No | | | | | | | | | ddress MSB Register data | | | | | | | |
|----|------------|-----|----|----|-----------|-----------|------------|----|--------------------------|--------|-----------|----|----|---------|----|----|
| NO | A 6 | R/W | Α5 | Α4 | A3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R6 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | HBLK_EN(0) | LED_Cu | rrent(00) | | ٧ | BLK(1Bh | 1) | |
| R7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | HBLK(28h) | | | | | | | |

HBLK_EN & HBLK: Horizontal blanking setting

| HBLK_EN | HBLK(D7~D0) | HBLK | Unit | Remark | | | |
|---------|-------------|-------------|---------|-----------------------|--|--|--|
| Х | 14h | 20 | | | | | |
| Х | 28h | 40(Default) | DCLK(*) | UPS051 | | | |
| Х | FFh | 255 | | | | | |
| 0 | - | 40(fixed) | DCLK(*) | YUV320,YUV640, YUV720 | | | |
| 1 | 14h ~ FFh | 20 ~ 127 | DCLK(*) | 100320,100040, 100720 | | | |

^{*}The frequency of DCLK is different under different input timing.



LED_CURRENT: adjust LED current

DC-DC feedback voltage

| D6 | D5 | Feedback Threshold voltage | | | | | | | |
|----|----|----------------------------|--|--|--|--|--|--|--|
| 0 | 0 | 6V(20mA) (default) | | | | | | | |
| 0 | 1 | 0.75V(25mA) | | | | | | | |
| 1 | 0 | 0.45V(15mA) | | | | | | | |
| 1 | 1 | 0.3V(10mA) | | | | | | | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 32/49 |

R8:

| No. | | | | | | | s | | MSB Register data | | | | | | LSB | |
|-----|-----------|-----|------------|----|----|-----------|------------|----|-------------------|----|--------|---------|----|----|-----|----|
| NO. | A6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R8 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | BL_DRV(00) | | DRV_FF | REQ(00) | Х | Х | Х | х |

DRV FREQ: DRV signal frequency setting

| DRV_ | FREQ | DRV signal frequency |
|------|------|----------------------|
| D5 | D4 | Dry signal nequency |
| 0 | 0 | DCLK / 64 (Default) |
| 0 | 1 | DCLK / 64 / 2 |
| 1 | 0 | DCLK / 64 / 3 |
| 1 | 1 | DCLK / 64 / 4 |

BL_DRV: Backlight driving capability setting

| D7 | D6 | BL_DRV capability |
|----|----|-------------------------------|
| 0 | 0 | Normal capability (Default) |
| 0 | 1 | 2 times the Normal capability |
| 1 | 0 | 4 times the Normal capability |
| 1 | 1 | 8 times the Normal capability |

R12:

| No. | | | | | | | MSB | | | LSB | | | | | | |
|-----|-----------|-----|------------|------------|----|-----------|------------|----|----|----------------------|---|---------|---|----------|----------|------------|
| NO. | A6 | R/W | A 5 | A 4 | А3 | A2 | A 1 | Α0 | D7 | D7 D6 D5 D4 D3 D2 D1 | | | | | D0 | |
| R12 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Х | X, | Х | CbCr(0) | Х | Vdpol(1) | Hdpol(1) | DCLKpol(0) |

DCLKpol: DCLK polarity selection

| DCLKpol | Function | | | | | | |
|---------------------|-----------------------------|--|--|--|--|--|--|
| 0 | Positive polarity (Default) | | | | | | |
| 1 Negative polarity | | | | | | | |

HDpol: HSYNC polarity selection


| HDpol | Function | | | | | | |
|-------|-----------------------------|--|--|--|--|--|--|
| 0 | Positive polarity | | | | | | |
| 1 | Negative polarity (Default) | | | | | | |

VDpol: VSYNC polarity selection

| VDpol | Function |
|-------|-----------------------------|
| 0 | Positive polarity |
| 1 | Negative polarity (Default) |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 33/49 |



CbCr: Cb & Cr exchange position, (Please refer to the table of R0(Y_CbCr) for detail description)

| CbCr='0' | Cb1 | Y1 | Cr1 | Y2 | Cb3 | Y3 | Cr3 | Y4 |
|----------|-----|----|-----|----|-----|----|-----|----|
| CbCr='1' | Cr1 | Y1 | Cb1 | Y2 | Cr3 | Y3 | Cb3 | Y4 |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 34/49 |

R13:

| No. | | | | | | | s | | MSB | MSB Register data | | | | | | | |
|-----|-----------|-----|------------|----|----|-----------|------------|----|-------------------|----------------------|--|--|--|--|--|----|--|
| NO. | A6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D7 D6 D5 D4 D3 D2 D1 | | | | | | D0 | |
| R13 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | CONTRAST_RGB(40h) | | | | | | | | |

CONTRAST_RGB: RGB contrast level setting, the gain changes (1/64) / bit

| D7 ~ D0 | Contrast gain |
|---------|---------------|
| 00h | 0 |
| 40h | 1(Default) |
| FFh | 3.984 |

R14~R17:

| No. | Register address | | | | | | s | | MSB Register data | | | | | | | |
|-----|------------------|-----|------------|----|----|-----------|------------|----|-------------------|--|--|--------|--------|---------|--|----|
| NO. | A 6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 D5 D4 D3 D2 D1 D0 | | | | | | D0 |
| R14 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | х | SUB-CONTRAST_R(40h) | | | | | | |
| R16 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Х | | | SUB-CC | NTRAST | _B(40h) | | |

SUB-CONTRAST: R/B sub-contrast level setting, the gain changes (1/256) / bit

| D6 ~ D0 | Brightness gain |
|---------|-----------------|
| 00h | 0.75 |
| 40h | 1(Default) |
| 7Fh | 1.246 |

| No. | Register address | | | | | | s | | MSB | MSB Register data | | | | | | | |
|-----|------------------|-----|----|----|----|-----------|------------|----|-----|-------------------------|----|----|----|----|----|----|--|
| NO. | A6 | R/W | Α5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| R15 | 0 | 0 | 0 | 0 | 1. | 1 | | 1 | Х | X SUB-BRIGHTNESS_R(40h) | | | | | | | |
| R17 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | Х | X SUB-BRIGHTNESS_B(40h) | | | | | | | |

SUB-BRIGHTNESS: R/B sub-bright level setting, setting accuracy : 1 step / bit

| D6 ~ D0 | Brightness gain |
|---------|---------------------|
| 00h | Dark (-64) |
| 40h | Center (0)(Default) |
| 7Fh | Bright (+63) |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 35/49 |

R21:

| No. | | | | | | | s | | MSB Register data | | | | | | | LSB |
|-----|-----------|-----|------------|----|----|-----------|------------|----|---------------------|----|----|----|----|--------|-----------|-----|
| | A6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R21 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | LED_ON_CYCLE (0111) | | | | LE | D_ON_R | ATIO (111 | 1) |

LED_ON_RATIO: Set the active ratio of enable signal, and we can use it to adjust brightness of the LEDs.


| L | ED ON | I RAT | 10 | | | | | |
|----|-------|-------|----|----------------|--|--|--|--|
| D3 | D2 | D1 | D0 | Value | | | | |
| 0 | 0 | 0 | 0 | 1/16 | | | | |
| 0 | 0 | 0 | 1 | 2/16 | | | | |
| 0 | 0 | 1 | 0 | 3/16 | | | | |
| 0 | 0 | 1 | 1 | 4/16 | | | | |
| 0 | 1 | 0 | 0 | 5/16 | | | | |
| 0 | 1 | 0 | 1 | 6/16 | | | | |
| 0 | 1 | 1 | 0 | 7/16 | | | | |
| 0 | 1 | 1 | 1 | 8/16 | | | | |
| 1 | 0 | 0 | 0 | 9/16 | | | | |
| 1 | 0 | 0 | 1 | 10/16 | | | | |
| 1 | 0 | 1 | 0 | 11/16 | | | | |
| 1 | 0 | 1 | 1 | 12/16 | | | | |
| 1 | 1 | 0 | 0 | 13/16 | | | | |
| 1 | 1 | 0 | 1 | 14/16 | | | | |
| 1 | 1 | 1 | 0 | 15/16 | | | | |
| 1 | 1 | 1 | 1 | 16/16(Default) | | | | |

LED_ON_CYCLE: Set the cycle of enable signal, and we can use it to adjust brightness of the LEDs.

| LE | D_ON | _CYCI | Value | | | | | | |
|----|------|-------|-------|------------|--|--|--|--|--|
| D7 | D6 | D5 | D4 | Value | | | | | |
| 0 | 0 | 0 | 0 | 1 | | | | | |
| 0 | 0 | 0 | 1 | 2 | | | | | |
| 0 | 0 | 1 | 0 | 3 | | | | | |
| 0 | 0 | 1 | 1 | 4 | | | | | |
| 0 | 1 | 0 | 0 | 5 | | | | | |
| 0 | 1 | 0 | 1 | 6 | | | | | |
| 0 | 1 | 1 | 0 | 7 | | | | | |
| 0 | 1 | 1 | 1 | 8(Default) | | | | | |
| 1 | 0 | 0 | 0 | 9 | | | | | |
| 1 | 0 | 0 | 1 | 10 | | | | | |
| 1 | 0 | 1 | 0 | 11 | | | | | |
| 1 | 0 | 1 | 1 | 12 | | | | | |
| 1 | 1 | 0 | 0 | 13 | | | | | |
| 1 | 1 | 0 | 1 | 14 | | | | | |
| 1 | 1 | 1 | 0 | 15 | | | | | |
| 1 | 1 | 1 | 1 | 16 | | | | | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 36/49 |



16*LED_ON_CYCLE = LED_ON_CYCLE*(LED_ON_RATIO*16) + LED_ON_CYCLE*(16-LED_ON_RATIO*16)

(Cycle) (Enable) (Disable) Unit : HS YNC

for example:

LED ON RATIO is "1001", and LED ON CYCLE is "0111", then:

Cycle = 16 * 8 = 128 (HSYNC)

Enable = 8*((10/16)*16) = 80(HSYNC)

Disable = 8 * (16 - (10/16) * 16) = 48 (HSYNC) \Rightarrow 62.5% on

R27

| No. | | | | | | MSB Register data | | | | | | | LSB | | | |
|-----|-----------|-----|------------|----|----|-------------------|------------|----|--------------|------------|----|----|-----|----|----|----|
| NO. | A6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | Α0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R22 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | VCOMH_SEL(0) | VCOMH(3Ch) | | | | | | |

R27[7]-VCOMH_SEL=0 (for LOW VCOMH)

R27[6:0]-VCOMH:VCOMH level adjustment(1 step:20mv)

| VCOMH level | (Unit:V) |
|--------------|--------------|
| 00h | 1.5v |
| | step:20mV |
| 3Ch(Default) | 2.7(Default) |
| | |
| 7Bh | 3.96V |
| 7Ch | 3.97V |
| 7Dh | 3.98V |
| 7Eh | 4.00V |
| 7Fh | 4.02V |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 37/49 |

R27[7]-VCOMH_SEL=1 (for High VCOMH)

| VCOMH level | (Unit:V) |
|-------------|-----------|
| 00h | 2.68v |
| | step:20mV |
| 7Bh | 5.12V |
| 7Ch | 5.14V |
| 7Dh | 5.16V |
| 7Eh | 5.18V |
| 7Fh | 5.2V |

R28

| No. | | | | | MSB | Register data | | | | | LSB | | | | | |
|-----|-----------|-----|------------|----|-----|---------------|------------|----|----|----|-----|----|---------|------|----|----|
| NO. | A6 | R/W | A 5 | Α4 | А3 | A2 | A 1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R22 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | х | | | , | VCOML(4 | 17h) | | |

R28[6:0]-VCOML:VCOML level adjustment(1 step:20mv)

| VCOMH level | (Unit:V) | | |
|-------------|----------------|--|--|
| 00h | -0.1V | | |
| 01h | -0.12V | | |
| 02h | -0.14V | | |
| 03h | -0.15V | | |
| 04h | -0.16V | | |
| | step:20mV | | |
| 47h | -1.5V(Default) | | |
| | | | |
| 7Fh | -2V | | |



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 38/49 |


C. Optical specification (Note 1, Note 2, Note 3)

| Item | Symbol | Condition | Min. | Тур. | Max. | Unit | Remark |
|----------------------|-----------------------|----------------------------|-------|-------|-------|-------------------|----------|
| Response time | | | | | | | |
| Rise | Tr | θ =0° | - | 10 | 40 | ms | Note 4 |
| Fall | Tf | | - | 25 | 50 | ms | |
| Contrast ratio | CR | At optimized viewing angle | 400 | 700 | - | | Note 5 |
| Viewing angle | | | | | | | |
| Тор | φт | | 40 | 50 | - | | |
| Bottom | ψв | CR≧10 | 50 | 60 | - | deg. | Note 6 |
| Left | <i>φ</i> _L | | 50 | 60 | - | | |
| Right | arphi R | | 50 | 60 | - | | |
| Brightness * | YL | <i>θ</i> =0° | 360 | 50 | - | cd/m ² | Note 7,8 |
| Luminance Uniformity | | | 70 | 75 | | % | Note 9 |
| | Х | θ =0° | 0.273 | 0.313 | 0.353 | | |
| | у | θ =0° | 0.288 | 0.328 | 0.368 | | |
| | Rx | θ' =0° | 0.537 | 0.577 | 0.617 | | |
| Color Chromaticity | Ry | θ = 0 ° | 0.300 | 0.340 | 0.380 | | |
| Color Ciriomations | Gx | θ = 0 ° | 0.305 | 0.345 | 0.385 | | |
| | Gy | θ =0° | 0.505 | 0.545 | 0.585 | | |
| | Вх | θ =0° | 0.113 | 0.153 | 0.193 | | |
| | Ву | θ = 0 ° | 0.087 | 0.127 | 0.167 | | |

Note 1. Ambient temperature = 25° C.

Note 2. To be measured in the dark room.

Note 3.To be measured on the center area of panel with a field angle of 1°by Topcon luminance meter BM-5A, after 10 minutes operation.






| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 39/49 |

Note 4. Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively. The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 5. Definition of contrast ratio:

Contrast ratio is calculated with the following for

Contrast ratio (CR)= Photo detector output when LCD is at "White" state
Photo detector output when LCD is at "Black" state

Note 6. Definition of viewing angle:

Refer to figure as below.




Note 7. Measured at the center area of the panel in gray level 255.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 40/49 |

Note 8. Color Filter Arrangement




Note 9. Definition of luminance uniformity

Luminance Uniformity =

Min. Brightness of nine point

Max. Brightness of nine point





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 41/49 |

D. Reliability test items


| No. | Test items | Conditions | Remark |
|-----|------------------------------------|--|---|
| 1 | High temperature storage | Ta= 70℃ 240Hrs | Note 1 |
| 2 | Low temperature storage | Ta= -25℃ 240Hrs | |
| 3 | High temperature operation | Ta= 60℃ 240Hrs | |
| 4 | Low temperature operation | Ta= 0°C 240Hrs | |
| 5 | High temperature and high humidity | Ta= 60℃. 90% RH 240Hrs | Operation |
| 6 | Heat shock | -25°C ~60°C /50 cycle 2Hrs/cycle | Non-operation |
| 7 | Electrostatic discharge | Air-mode : +/- 8kV Contact-mode : +/- 4kV | Note.2, Note 3 |
| 8 | Vibration | Frequency range : 10~55Hz Stoke : 1.5mm Sweep : 10~55Hz~10Hz 2 hours for each direction of X,Y,Z (6 hours for total) | Non-operation JIS C7021, A-10 condition A |
| 9 | Mechanical shock | 100G . 6ms, ±X,±Y,±Z 3 times for each direction | Non-operation JIS C7021, A-7 condition C |
| 10 | Vibration (with carton) | Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz | IEC 68-34 |
| 11 | Drop (with carton) | Height: 60cm 1 corner, 3 edges, 6 surfaces | |
| | | , , , | |

Note 1. (for test item 1 to 6) Ta: Ambient temperature

Note 2. (for test item 1 to 6) Test method: check with recovery time 2hrs in the laboratory environment

Note 3. Judged by the on/off testing results of AUO's standard w/o functional fail.

Note 4. ESD Testing Flow as the below





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 42/49 |

Note 5. ESD testing method.

1. Ambient: 24~26°C, 56~65%RH

2. Instruments: Noiseken ESS-2000,

3. Operation System: "CX40FL-B" and adapter "A030JN01 V0"


4. Test Mode: Operating mode, test pattern: colorbar+8Gray scale

5. Test Method:

a. Contact Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point

b. Air Discharge:, 150pF(330Ω) 1sec, 5 points, 10 times/point

6. Test point:




- 7. The metal casing is connected to power supply ground (0V) at four corners.
- 8. All register commands are repeating transfer.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 43/49 |

E. Packing Design


1. Packing form





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 44/49 |

F. Outline dimension





| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 45/49 |


G. Application note

1. Input Data Timing

In UPS051 input format, the conversion of image data to display dots is controlled by the user.

For UPS051 timing, the module accept one dot video data at the rising edge of DCLK, and display them one dot by one dot. Therefore the input data timing is different according to different panel resolutions and scan directions. Refer to the AC Timing of UPS051 part, you can use the typ. value for a typical case.

Because of delta color filter arrangement, the RGB data sequence for even and odd lines are different based on scan direction. For the RGB sequence, see Fig. 11.



❖ HDIR='1', Left to right; VDIR='1', Up to down.



❖ HDIR='0', Right to left; VDIR='0', Down to up.



Fig. 11 UPS051 Input RGB sequence

For the color filter arrangement, see Fig. 12.




Fig. 12 Color filter arrangement


ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PRPER SHALL NOT BE REPRODUCED, COPIED, OR 45 TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 46/49 |

2. Application circuit

2.1 With external LED driver circuit



Note1: Use external LED driver must set R5[1](SHDB1)= '0'.




| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 47/49 |

3. Power on/off sequence

The register setting of standby mode disabling / enabling is used to control the build-in power on / off sequence.

3.1 Power on (Standby Disabling)

After VDD power on, VSYNC/HSYNC/DCLK/DATA can be input, and serial control interface is also operational. The LCD driver is in default standby mode after VDD power-on, and setting register STB to '1' to disable the standby mode is required for normal operation. When the standby mode is disabled, a build-in power on sequence is started.






| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 48/49 |

3.2 Power off (Standby Enabling)

When the register STB is set to '0' to enable standby mode, a build-in power off sequence is started.



T7> 1 ms, T8> 120 ms, T9> 1 ms



| A030JTN01.0 product Spec | Version | 1.0 |
|--------------------------|---------|-------|
| | Page | 49/49 |

4. Recommended power on/off serial command settings

a. Recommended Power On Register Setting with external LED driver

| Number | Command(Binary) | |
|-----------|-------------------|--|
| 1 | 00000101 00110100 | |
| Delay 3ms | | |
| 2 | 00000101 01110100 | |
| 3 | 10010101 00000000 | |
| 4 | 00011011 10111001 | |
| 5 | 00011100 01001011 | |
| 6 | 10011010 00000000 | |
| 7 | 00000101 01110101 | |

b. Recommended Power Off Register Setting

| Number | Command(Binary) |
|--------|-------------------|
| 1 | 00000101 01110000 |

Note: The recommended power on/ power off serial command setting needed to be applied into system