

(√)	Preliminary	Specifications
(•)	Premimary	specification

) Final Specifications

Module	15.6"FHD Color TFT-LCD
Model Name	G156HAN01.0
Note	LED backlight with driving circuit design

Customer	Date
Checked & Approved by	Date
Note: This Specification change without notice.	is subject to

Approved by	Date			
<u>Crystal Hsieh</u>	<u>06/15/2015</u>			
Prepared by	Date			
<u>Sandy Su</u>	<u>06/15/2015</u>			
GDBU Marketing Division AU Optronics Corporation				



AU OPTRONICS CORPORATION

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	9
4. Absolute Maximum Ratings	10
4.1 Absolute Ratings of TFT LCD Module	10
4.2 Absolute Ratings of Environment	10
5. Electrical Characteristics	
5.1 TFT LCD Module	11
5.2 Backlight Unit	14
6. Signal Interface Characteristic	15
6.1 Pixel Format Image	15
6.2 Integration Interface Requirement	16
6.3 Interface Timing	18
6.4 Power ON/OFF Sequence	19
7. Panel Reliability Test	23
7.1 Vibration Test	23
7.2 Shock Test	23
7.3 Reliability Test	23
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension (Front View)	25
8.2 LCM Outline Dimension (Rear View)	26
9. Shipping and Package	27
9.1 Shipping Label Format	27
9.2 Carton Package	28
9.3 Shipping Package of Palletizing Sequence	28
10. Appendix: EDID Description	29



AU OPTRONICS CORPORATION

Record of Revision

Version and Date Page Old des		Old description	New Description	Remark	
0.0	.0 2015/06/12 All First Edition for Customer		First Edition for Customer		



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

G156HAN01.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 16.2M colors (RGB 6-bits+2FRC data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

G156HAN01.0 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 condition:

Items	Unit		Specifi	cations			
Screen Diagonal	[mm]	15.6"					
Active Area	[mm]	344.16 x 193.59					
Pixels H x V		1920 x 3(RGB) x 1080					
Pixel Pitch	[mm]	0.17925 x 0.1	0.17925 x 0.17925				
Pixel Format		R.G.B. Vertic	al Stripe				
Display Mode		AHVA, Normally Black					
White Luminance (ILED=50mA) (Note: ILED is LED current)	[cd/m²]	400 typ. (Center) 320 min. (Center)					
Contrast Ratio		800:1 (Typ.)					
Response Time	[ms]	25 (Typ.)					
Nominal Input Voltage VDD	[Volt]	+3.3 (Typ.)					
LCD Power Consumption	[Watt]	11.6 (Max., Include Logic and Blu power)					
LED Power Consumption	[Watt]	11.6 (Max., II	iciode Logic	aпа во powe	;ı j		
Weight	[Grams]	940g(typ),10	35(max)				
Physical Size			Min.	Тур.	Max.		
Include bracket	[]	Length	363.3	363.8	364.3		
	[mm]	Width	215.4	215.9	216.4		
		Thickness		9.3	9.8		
Electrical Interface		2 Lane eDP					
Glass Thickness	[mm]	0.5					
Surface Treatment		Anti-glare, 3H					
Support Color		16.2M colors (RGB 6-bits+2FRC)					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60	(0 to +60: TE	BD)			



2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25 (Room Temperature):

Item		Unit	Conditions	Min.	Тур.	Max.	Note	
White Luminance ILED=50mA		cd/m²	Center average	320	400	-	1, 2	
			Horizontal (Right)	80	85	-		
Viewing An	ale	degree	CR = 10 (Left)	80	85	-	1 7	
VIEWING AI	igie		Vertical (Upper)	80	85	-	1,7	
			CR = 10 (Lower)	80	85	-		
Luminance Uni	formity		9 Points	75	80		1,2,3	
Contrast Ratio				-	800	-	1, 4	
Cross talk						4	1, 5	
Response T	ime	msec	Rising + Falling	-	25	35	1, 6	
	Red Green	Rx		0.595	0.645	0.695		
		Ry		0.285	0.335	0.385		
		Gx		0.263	0.313	0.363		
Color /		Gy		0.564	0.614	0.664		
Chromaticity Coodinates		Bx	CIE 1931	0.102	0.152	0.202	4	
	Blue	Ву		0.010	0.060	0.110		
		Wx		0.263	0.313	0.363		
	White	Wy		0.279	0.329	0.379		
NTSC		%		-	72	-		


AU OPTRONICS CORPORATION

Note 1: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.



Note 2: 9 points position



Note 3: The luminance uniformity of 9 points is defined by dividing the maximum luminance values by the minimum test point luminance. And measured by TOPCON SR-3

W9 = Minimum Luminance of 9 points

Maximum Luminance of 9 points

AU OPTRONICS CORPORATION

Note 4: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Note 5: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where


 $Y_A = Luminance$ of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)



Note 6: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION


Note 7. Definition of viewing angle

Viewing angle is the measurement of contrast ratio 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

AU OPTRONICS CORPORATION

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25 and frame frequency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	1.32	1.58	[Watt]	Note 1
IDD	IDD Current	-	400	480	[mA]	Note 1
IRush	Inrush Current	-	-	TBD	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iblack)

Note 2: Measure Condition





Vin rising time




AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		٧
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Fallow as VESA display port standard V1.1a



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



Display port AUX_CH							
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		V		
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V		

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a.



Product Specification AU OPTRONICS CORPORATION

5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	8.1	[Watt]	(Ta=25), Note 1 Vin =12V
LED Life-Time	N/A	50,000	-	-	Hour	(Ta=25), Note 2,3

Note 1: Ta means ambient temperature of TFT-LCD module.

Note 2: If G156HAN01.0 module is driven at high ambient temperature & humidity condition. The operating life will be reduced.

Note 3: Operating life means brightness goes down to 50% initial brightness. Min. operating life time is estimated data.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	10.8	12	13.2	[Volt]	
LED Enable Input High Level		1.5		5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	0		0.9	[Volt]	Define as
PWM Logic Input High Level		1.5		5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN	0		0.9	[Volt]	(Ta=25)
PWM Input Frequency	FPWM	200		15K	Hz	
PWM Duty Ratio	Duty	10		100	%	

Note 1: Recommanded system pull up/down resistor no bigger than 10kohm.

Note 2: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.



- 6. Signal Interface Characteristic
- 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G B	R G B
	1				1
	1		•		
	1		•		
		,			
					.
				i	
	1	1	•	1	1
1080th Line	R G B	R G B		R G B	R G B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector			
Manufacturer	IPEX or compatible			
Type / Part Number	IPEX 20455-040E-12R or compatible			
Mating Housing/Part Number	IPEX 20453-040E-12 or compatible			



Product Specification AU OPTRONICS CORPORATION

6.2.2 Pin Assignment (2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	NC	Reverse for AUO TEST only
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
23	BL_Enable BL PWM DIM	Backlight On / Off
23	NC	System PWM signal Input Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL PWR	Backlight power (5V~21V)
27	BL PWR	Backlight power (5V~21V)
28	BL PWR	Backlight power (5V~21V)
29	BL PWR	Backlight power (5V~21V)
30	NC NC	No Connect (Reserved for CM)
31	NC	No Connect (Reserved)
32	NC	No Connect (Reserved)
33	NC	No Connect (Reserved)
34	NC	No Connect (Reserved)
35	NC	No Connect (Reserved)
36	NC	No Connect (Reserved)
37	NC	No Connect (Reserved)
38	NC	No Connect (Reserved)
39	NC	No Connect (Reserved)
40	NC	No Connect (Reserved)


Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

Note3: Connector Illustration



6.3 Interface Timing

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	-	60	-	Hz	
Clock fre	equency	1/ T _{Clock}	-	141	-	MHz	
	Period	T _V	1090	1116	3080		
Vertical	Active	TvD	1080			T _{Line}	
Section	Blanking	T _{VB}	10	36	2000		
	Period	Тн	2000	2104	2320		
Horizontal	Active	T _{HD}	1920			Tclock	
Section	Blanking	Тнв	80	184	400		

Note 1 : DE mode only


Note 2: The maximum clock frequency = (960+B)*(1080+A)*60 < 80MHz



AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Dtt	David Inc		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
T7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.




Product Specification AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	e: 2:
T16	10	-
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Seamless change: T19/T20 = 5xT_{PW/M}*



Product Specification AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

10 - 200Hz Random Frequency:

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 50 G, Half sine wave

Active time: 20 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 50 , 80%RH, 300h	Note 1,2
High Temperature Operation	Ta= 50 , Dry, 300h	
Low Temperature Operation	Ta=0 , 300h	
High Temperature Storage	Ta= 60 , 300h	
Low Temperature Storage	Ta= -20 , 300h	
Thermal Shock Test	Ta= -20 to 60 , Duration at 30 min, 100 cycles	
LCD.	Contact : ±8 KV	Note 1
ESD	Air:±15 KV	

Note 1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Note 2:


- Water condensation is not allowed for each test items.
- Each test is done by new TFT-LCD module. Don't use the same TFT-LCD module repeatedly for reliability test.
- The reliability test is performed only to examine the TFT-LCD module capability.
- To inspect TFT-LCD module after reliability test, please store it at room temperature and room humidity for 24 hours at least in advance.
- No function failure occurs. Mura shall be ignored after high temperature reliability test






AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension (Front View)





8.2 LCM Outline Dimension (Rear View)





AU OPTRONICS CORPORATION

- 9. Shipping and Package
- 9.1 Shipping Label Format




- Note 1: For Pb Free products, AUO will add 🔊 for identification.
- Note 2: For RoHS compatible products, AUO will add RoHS for identification.
- Note 3: For China RoHS compatible products, AUO will add 6 for identification.
- **Note 4:** The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.



AU OPTRONICS CORPORATION

9.2 Carton Package



Max capacity: 16 TFT-LCD module per carton

Max weight: 16.3 kg per carton

Outside dimension of carton: 450mm(L)*375mm(W)*319mm(H)


Pallet size: 1150 mm * 910 mm * 132mm

Box stacked

Module by air: (2 *3) *4 layers, one pallet put 24 boxes, total 384pcs module

Module by sea : (2*3)*4 layers+(2*3)*1 layers , two pallet put 30 boxes , total 480pcs module Module by sea_HQ : (2*3)*4 layers+(2*3)*2 layers , two pallet put 42 boxes , total 576 pcs module

9.3 Shipping Package of Palletizing Sequence





Product Specification AU OPTRONICS CORPORATION

10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
OB	hex, LSB first	30	00110000	48	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
OF		00	00000000	0	
10	Week of manufacture	21	00100001	33	
11	Year of manufacture	17	00010111	23	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	E2	11100010	226	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	A3	10100011	163	
1C	Red y/ highER 8 bits	54	01010100	84	
1D	Green x	52	01010010	82	
1E	Green y	99	10011001	153	
1F	Blue x	26	00100110	38	
20	Blue y	OF	00001111	15	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	<u> </u>
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	



28	Standard timing #2	01	00000001	١,	
29	Sidiladia liftiilig #2	01	00000001	1	
29 2A	Standard timing #2	01	00000001	1	
2B	Standard timing #3				
	Character of Paris and Mark	01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D	Character Western W.S.	01	00000001	1	
2E	Standard timing #5	01	00000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	0000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	В8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	24	00100100	36	
3D	Vert Act: Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	В8	10111000	184	
49	descriptor #2	24	00100100	36	
4A		80	1000000	128	
4B		В8	10111000	184	
4C		70	01110000	112	
4D		38	00111000	56	
4E		24	00100100	36	
4F		40	01000000	64	
50		10	00010000	16	
51		10	00010000	16	
52		3E	00010000	62	
,1/		JL	00111110	UZ	



i i					Ī
54		58	01011000	88	
55		C1	11000001	193	
56		10	00010000	16	
57		00	00000000	0	
58		00	00000000	0	
59		18	00011000	24	
5 A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	А
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	0000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	35	00110101	53	5
74	Manufacture P/N	36	00110110	54	6
75	Manufacture P/N	48	01001000	72	H
76	Manufacture P/N	41	01000001	65	A
77	Manufacture P/N	4E	01000001	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	33	00110000	51	3
79 7A	Manufacture P/N	2E	00110011	46	J
7B	Manufacture P/N	30	00101110	48	0
7C	MUNUICIUIE F/IN	20	00110000	32	
7C 7D		0A	00001010		
	Extension Floor			10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	D9	11011001	217	