

AU OPTRONICS CORPORATION

- ( V ) Preliminary Specifications( ) Final Specifications

Module	17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B173HAN01.3 (H/W:2A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
XXXXXX	MM/DD/YYYY		03/24/2017
Checked & Approved by	Date	Prepared by	Date
XXXXXX	MM/DD/YYYY		03/24/2017
Note: This Specification without notice.	is subject to change	AU Optronic	s corporation



AU OPTRONICS CORPORATION

## **Contents**

1.	. Handling Precautions	3
	. General Description	
	2.1 General Specification	
	2.2 Optical Characteristics	
3.	. Functional Block Diagram	10
4.	. Absolute Maximum Ratings	11
	4.1 Absolute Ratings of TFT LCD Module	11
	4.2 Absolute Ratings of Environment	11
5.	. Electrical Characteristics	12
	5.1 TFT LCD Module	12
	5.2 Backlight Unit	
6.	. Signal Interface Characteristic	16
	6.1 Pixel Format Image	16
	6.2 Integration Interface Requirement	17
	6.3 Interface Timing	20
	6.4 Power ON/OFF Sequence	20
7.	. Panel Reliability Test	24
	7.1 Vibration Test	24
	7.2 Shock Test	24
	7.3 Reliability Test	24
8.	. Mechanical Characteristics	25
	8.1 LCM Outline Dimension	25
	8.2 Screw Hole Depth and Center Position	
9.	. Shipping and Package	28
	9.1 Shipping Label Format	28
	9.2 Carton Package	29
	9.3 Shipping Package of Palletizing Sequence	29
1(	0. Appendix:	30
	10.1 EDID Description	30
	10.2 Notes	33



AU OPTRONICS CORPORATION

## **Record of Revision**

Vei	rsion and Date	Page	Old description	New Description	Remark
0.1	2017/3/24	AII	First Edition for Customer		
0.1	2017/5/8	30	No EDID	Add EDID table	



**AU OPTRONICS CORPORATION** 

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

### 2. General Description

B173HAN01.3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B173HAN01.3 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specification	ons			
Screen Diagonal	[mm]	17.3"(17.26)	)			
Active Area	[mm]	381.888 x 2	14.812			
Pixels H x V		1920 x 3 (RGB) x 1080				
Pixel Pitch	[mm]	0.1989 x 0.1	989			
Pixel Format		R.G.B. Vertic	cal Strip	е		
Display Mode		Normally Black(AHVA)				
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	300 typ. (5 points average) 255 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)				
Luminance Uniformity		1.53 max. (13 points)				
Contrast Ratio		700 typ				
Response Time	[ms]	25 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	6.9 W Max (Max : Includ		c@ mosai	c and Blu power)	
Weight	[Grams]	550g max				
			Min.	Тур.	Max.	
		Length	397.6	398.1	398.6	
Physical Size	[mm]	Width	250	250.5	251	
		Thickness	-	-	4	
Electrical Interface		2 Lane eDP 1.2				
Glass Thickness	[mm]	0.5				



### AU OPTRONICS CORPORATION


Surface Treatment		Anti-Glare, Hardness 3H
Support Color		6-bit
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

## 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=22mA (Base Panel Only)			5 points average	255	300	-	cd/m2	1, 4, 5.
Viewing Angle  Luminance Uniformity		θR θL	Horizontal (Right) CR = 10 (Left)	85 85	89 89	-	degree	4, 9
		ψH ψL	Vertical (Upper) CR = 10 (Lower)	85 85	89 89	-		7, 9
		δ5Ρ	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ13Ρ	13 Points	-	-	1.53		2, 3, 4
Contrast Ratio		CR		-	700	-		4, 6
Cross talk		%				4		4, 7
Response Time		TRT	Rising + Falling	-	25	35		
	Red	Rx		0.608	0.638	0.668		
		Ry		0.307	0.337	0.367		
Color /	Green	Gx		0.292	0.322	0.352		
Chromaticity		Gy		0.580	0.610	0.640		
Coodinates	Blue	Вх	CIE 1931	0.121	0.151	0.181		4
	Diue	Ву		0.018	0.048	0.078		
	\A/Ia ! 4 -	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%			72	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	= `	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points


### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






### AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

## 3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

## 4.2 Absolute Ratings of Environment

	<u> </u>								
Item	Symbol	Min	Max	Unit	Conditions				
Operating Temperature	TOP	0	+50	[°C]	Note 4				
Operation Humidity	HOP	5	95	[%RH]	Note 4				
Storage Temperature	TST	-20	+60	[°C]	Note 4				
Storage Humidity	HST	5	95	[%RH]	Note 4				

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component

Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal, for example)



Range XXXX

Storage Range

+

Operating

AU OPTRONICS CORPORATION

### 5. Electrical Characteristics

### 5.1 TFT LCD Module


### 5.1.1 Power Specification


Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.1	[Watt]	Note 1
IDD	IDD Current(RMS)	-	-	366.7	[mA]	Note 1
IRush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable	-	-	100	[mV]	
Symble	Parameter	Min	Тур	Max	Units	Note

Note 1 : Maximum Measurement Condition : Mosaic pattern (PDD (max) = VDD(min) x IDD(max))

Note 2: Measure Condition





Vin rising time




AU OPTRONICS CORPORATION

### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

### Display Port main link signal:




	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		V			
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV			

Fallow as VESA display port standard V1.1 a



AU OPTRONICS CORPORATION

### **Display Port AUX\_CH signal:**



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	270		800	mV

Fallow as VESA display port standard V1.1a

### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a



## 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Cond	ition	1
Backlight Power	PLED	-	-	5.8	[Watt]	(Ta=25	${\mathbb C}$	),
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25	$^{\circ}$	),

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VIED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	_	-	-	0.5	[Volt]	(Ta=25℃)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



## 6. Signal Interface Characteristic

## 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G B	R G B
	-	1		1	1
		' '			;
	:				:
		,	1	ı	
		:			
	1	1	1	ı	1
1080th Line	R G B	R G B		R G B	R G B



## 6.2 Integration Interface Requirement

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	SIN SHENG TERMINAL & MACHINE INC.
Type / Part Number	MSAK24025P30 or compatible
Mating Housing/Part Number	I-PEX 20453-030T-11 or compatible




6.2.2 Pin Assignment (2 Lane)

PIN NO	Symbol	Function
1	NC	NC
2	H_GND	High Speed Ground
3	Lane1_N	Complement Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	NC
25	NC	NC
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	NC

**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.




AU OPTRONICS CORPORATION



Note1: Start from right side.

**Note2:** Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





AU OPTRONICS CORPORATION

### 6.3.1 Timing Characteristics

For normal display, interface timings should match the 1920\*1080 /60Hz manufacturing guide line timing.


Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	-	60	-	Hz
Clock frequency		1/ T <sub>Clock</sub>		143.6		MHz
	Period	T <sub>V</sub>	1088	1116	1080+A	
Vertical	Active	T <sub>VD</sub>	1080		$T_Line$	
Section	Blanking	<b>T</b> <sub>VB</sub>	8	36	Α	
	Period	T <sub>H</sub>	2072	2140	1920+B	
Horizontal	Active	T <sub>HD</sub>		1920		T <sub>Clock</sub>
Section	Blanking	<b>T</b> HB	152	220	В	

Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1920+B)\*(1080+A)\*60<160MHz

## 6.4 Power ON/OFF Sequence

### **Display Port panel power sequence:**




Display port interface power up/down sequence, normal system operation



AU OPTRONICS CORPORATION

## **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only



AU OPTRONICS CORPORATION

### Display Port panel power sequence timing parameter:

Timing	Deparintion	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



## Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	S=3
T15	0	5.50
T16	0	1127
T17	10	2:00
T18	0.5	10
T19	1*	2.0
T20	1*	550

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\* \*T<sub>PWM</sub>= 1/PWM Frequency



AU OPTRONICS CORPORATION

## 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

## 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LOD	Air: ±15 KV	


**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



### 8. Mechanical Characteristics


### 8.1 LCM Outline Dimension



BxxxXXXxx.X Document Version: X.X

Page 25 of 34





Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

BxxxXXXxx.X Document Version : X.X Page 26 of 34




## 8.2 Screw Hole Depth and Center Position

Maximum Screw penetration from side surface is 2.3 mm

The center of screw hole center location is  $3.7 \pm 0.2$ mm from front surface

Screw Torque: Maximum 2.5 kgf-cm





## 9. Shipping and Package

## 9.1 Shipping Label Format





B173HAN01.3

Manufactured MM/WW Model No: B173HAN01.3 All Optronics MADEIN CHINA (\$01)

H/W: 2A F/W:1













B173HAN01.3

Manufactured MM/WW Model No: B173HAN01.3 All Optronics MADEIN CHINA (Z40)

H/W: 2A F/W:1

C 队 US E204356



RoHS







B173HAN01.3

Manufactured MM/WW Model No: B173HAN01.3 All Optronics MADEIN CHINA (Z83)

H/W: 2A F/W:1


c 🎵 us E204356




RoHS







## 9.3 Shipping Package of Palletizing Sequence





## 10. Appendix:

10.1 EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
80	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	9D	10011101	157	
0B	hex, LSB first	13	00010011	19	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	01	00000001	1	
11	Year of manufacture	1B	00011011	27	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	26	00100110	38	
16	Max V image size (rounded to cm)	15	00010101	21	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	59	01011001	89	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	D5	11010101	213	
1B	Red x (Upper 8 bits)	A3	10100011	163	
1C	Red y/ highER 8 bits	56	01010110	86	
1D	Green x	52	01010010	82	
1E	Green y	9C	10011100	156	
1F	Blue x	26	00100110	38	
20	Blue y	0C	00001100	12	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	0000001	1	
28	Standard timing #2	01	0000001	1	



	AU OPTRONICS C	ONFON	ATION		ı
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	00000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	0000001	1	
2F		01	00000001	1	
30	Standard timing #6	01	0000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	00000001	1	
36	Pixel Clock/10000 LSB	18	00011000	24	
37	Pixel Clock/10000 USB	38	00111000	56	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	DC	11011100	220	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	24	00100100	36	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	7D	01111101	125	
43	Vertical Image Size Lower 8bits	D6	11010110	214	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
4-7	Signal (non-intr, norm, no stero, sep sync, neg pol)	4.0	00044000		
47 48	Detailed timing/marity:	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49 4A	descriptor #2	00	00000000	0	
4A 4B		00 0F	00000000	15	
4C			00000000		
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55					
ຼວວ		00	00000000	0	



56		00	00000000	0	
57		00	00000000	0	
58 59		20	00000000	32	
5A	Detailed timing/meniter		00100000		
5B	Detailed timing/monitor	00	00000000	0	
5C	descriptor #3	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62	Manuacture	0A	00001010	10	0
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	37	00110111	55	7
74	Manufacture P/N	33	00110011	51	3
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	41	01000001	65	Α
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	31	00110001	49	1
7 <b>A</b>	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	33	00110011	51	3
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	D0	11010000	208	




### AU OPTRONICS CORPORATION

### Acer

- 1) The height of cell tape no higher than top polarizer 3.0mm
- 2) Marking DPCD version, including PSR, PSR2, MBO, VESA DSC,...

DPCD Ver.	PSR	MBO	VESA DSC
1.2	Off	Off	Off

- 3) LED Driving Solution: Minimum change scale duty of the PWM is 0.1% @PWM frequency 200Hz.
- 4) When twisting or pressing LCD module, it may cause unexpected acoustic noises or sounds.
- 5) Maximum value of "Peak current" is as same as "Inrush current" in Electrical Characteristics (Power Specification)
- 6) VDiff<sub>P-P</sub> (Peak-to-peak Voltage at a receiving Device) follow as VESA display port standard (test point, TP3, is on panel's PCBa)



- 7) Suggest ODMs do not use any parts that contain the ingredient of related Ammonium > 5ppb, and other ingredients, if any.
- 8) Suggest ODMs do not interfere with panel after system assembly in order to avoid possible mura, yellow spot, light leakage, water ripple or side defects by mechanical stress test.