

### AU OPTRONICS CORPORATION

- ( ) Preliminary Specifications(✓) Final Specifications

Module	12.5"(12.49") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B125HAN02.2 (H/W: 0A)
Note ( <table-cell-rows> )</table-cell-rows>	LED Backlight with driving circuit design

Customer I	Date	Appı	oved by	Date
		Trist	ta Jíang	07/28/2015
Checked & Approved by	Date	Prep	ared by	Date
		Ting	a GT Lin	<u>07/28/2015</u>
Note: This Specification is subjection change without notice.	ect to		MPBU Marketi AU Optronics	



AU OPTRONICS CORPORATION

# **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	29
9.3 Shipping Package of Palletizing Sequence	29
10. Appendix: EDID Description	30



AU OPTRONICS CORPORATION

# **Record of Revision**

Ver	rsion and Date	Page	Old description	New Description	Remark
0.0	2015/01/13		First Edition for Customer set up P/N		
0.1	2015/01/21			Update support color LED & PWM Logic input level	
0.2	2015/04/30	P.26 P.30		Shipping Label position EDID update	
1.0	2015/07/28	All	Final Edition for Customer		

B125HAN02.2 Document Version : 1.0 Page 3 of 32



### AU OPTRONICS CORPORATION

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

### 2. General Description

B125HAN02.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 16.7k colors (RGB 6-bits data with FRC) with LED backlight driving circuit. All input signals are eDP(Embedded Display Port) interface compatible.

B125HAN02.2 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

Items	Unit	Specifications					
Screen Diagonal	[mm]	317.5					
Active Area	[mm]	276.48 X 15	5.52				
Pixels H x V		1920x3(RG	1920x3(RGB) x 1080				
Pixel Pitch	[mm]	0.144X0.144	4				
Pixel Format		R.G.B. Verti	cal Stripe				
Display Mode		Normally BI	ack				
White Luminance (ILED=19mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	300typ. (5 points average) 255 min. (5 points average)					
Luminance Uniformity		1.25 max. (5 points)					
Contrast Ratio		700 typ					
Response Time	[ms]	25typ / 35 Max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption	[Watt]	2.83 max. (	Include Log	ic and Blu p	ower)		
Weight	[Grams]	170 max.					
Physical Size	[mm]		Min.	Тур.	Max.		
Include bracket		Length	281.9	282.4	282.9		
		Width	178.82	179.32	178.82		
		Thickness		_	2.3/2.5		
Electrical Interface		2 lane eDP	1.3				
Glass Thickness	[mm]	0.2					
Surface Treatment		AG					
Support Color		16.7K colors (RGB 6-bits data with FRC )					
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Com	oliance				

B125HAN02.2 Document Version : 1.0



AU OPTRONICS CORPORATION

2.2 Optical Characteristics


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=19mA			5 points average	255	300	-	cd/m²	1, 4, 5.
		$\Theta_R$	Horizontal (Right)	80	85	-		
Viewing Ar	aglo	θι	CR = 10 (Left)	80	85		degree	4.0
Viewing Ai	igie	Ψн	Vertical (Upper)	80	85	-		4, 9
		Ψι	CR = 10 (Lower)	80	85			
Luminance Uniformity		<b>δ</b> 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		<b>δ</b> 13P	13 Points	-	-	1.60		2, 3, 4
Contrast R	<b>Contrast Ratio</b>			-	700	-		4, 6
Cross tal	Cross talk			-	_	4		4, 7
Response T	ime	T <sub>RT</sub>	Rising + Falling	-	25	35	msec	4, 8
	Red	Rx		0.552	0.582	0.612		
	Kea	Ry		0.319	0.349	0.379		
	Green	Gx		0.315	0.345	0.375		
Color / Chromaticity	Green	Gy		0.558	0.588	0.618		
Coodinates	<b>D</b> I	Bx	CIE 1931	0.128	0.158	0.188		4
	Blue	Ву		0.083	0.113	0.143		
	14/1-21	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		_	50	-		

B125HAN02.2 Document Version : 1.0




### AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

2	Maximum Brightness of five points
δ <sub>W5</sub> =	Minimum Brightness of five points
6	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points

### Note 4: Measurement method


The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should

B125HAN02.2 Document Version: 1.0 Page 7 of 32



### AU OPTRONICS CORPORATION

be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

### Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

### Where


Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)

B125HAN02.2 Document Version: 1.0




### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




B125HAN02.2 <u>Document Version: 1.0</u>



### **AU OPTRONICS CORPORATION**

### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

# 3. Functional Block Diagram

The following diagram shows the functional block of the 12.5 inches wide Color TFT/LCD 30 Pin





### AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



AU OPTRONICS CORPORATION

### 5. Electrical Characteristics

### 5.1 TFT LCD Module

### 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	1.0	1.0	[Watt]	Note 1
IDD	IDD Current	-	303	303	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: White Pattern at 3.3V driving voltage. (Pmax=V3.3 x Iblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition



10%

0.5ms




AU OPTRONICS CORPORATION

### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

### Display Port main link signal:



	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		٧		
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV		


Follow as VESA display port standard V1.2

B125HAN02.2 Document Version: 1.0 Page 14 of 32



AU OPTRONICS CORPORATION

### Display Port AUX\_CH signal:



	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		<b>V</b>		
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	8.0	<b>V</b>		

Follow as VESA display port standard V1.2.

### Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.2.

B125HAN02.2 <u>Document Version: 1.0</u>



5.2 Backlight Unit

# **Product Specification**

### AU OPTRONICS CORPORATION

# 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	1.83	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	12,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =19 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.2	-	5.5	[Volt]	
LED Enable Input Low Level	VLLD_LIN	-	1	0.5	[Volt]	
PWM Logic Input High Level		2.2	ı	5.5	[Volt]	Define as
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Interface (Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	(
PWM Duty Ratio	Duty	1 Note 2	-	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

**Note 2:** If the PWM duty ratio (min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

B125HAN02.2 Document Version: 1.0 Page 16 of 32



# 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G	B R G B
	1	1		1	1
	!	ı		1	
	·			٠	
			•		
	1		•		
	ı	1	ı	I	1
1080 Line	R G B	R G B		R G	B R G B



# **6.2 Integration Interface Requirement**

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	Hirose
Type / Part Number	KN38A-30S-0.5H(800)
Mating Housing/Part Number	Hirose




# 6.2.2 Pin Assignment ( 2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device

		nology for LCD intertace and high speed data transfer device.  Function
1	GPIO_PSR	GPIO_PSR Function
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Link Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	H_SYNC	H_SYNC. Function (VH 2.0V min, VL 0.5V max)
25	NC	Reserved for LCD manufacture's use
26	BL_PWR	Backlight power
27	BL_PWR	Backlight power
28	BL_PWR	Backlight power
29	BL_PWR	Backlight power
30	NC	NC


**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.





Note1: Start from right side.

**Note2:** Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





### 6.3 Interface Timing

### **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1920X1080 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	Frame Rate		-	60	-	Hz
Clock frequency		1/ Tclock	ı	141	•	MHz
	Period	T <sub>V</sub>	1090	1116	3080	
Vertical	Active	T <sub>VD</sub>		$\mathbf{T}_{Line}$		
Section	Blanking	<b>T</b> ∨B	10	36	2000	
	Period	<b>T</b> H	2000	2104	2320	
Horizontal	Active	T <sub>HD</sub>			<b>T</b> Clock	
Section	Blanking	<b>T</b> HB	80	184	400	


Note 1: The frame rate will be set to 48HZ when PSR function is turned on.



AU OPTRONICS CORPORATION


### **6.4 Power ON/OFF Sequence**

### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX CH transaction only

125HAN02.2 Document Version: 1.0 Page 22 of 32



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Reqd. by	Limits			Mary Class
parameter			Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	WTV
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern.  Max allows for source frame synchronization.
т7	delay from valid video data from source to video on display	sink	0ms		58ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 90% to 10%	source			10ms	
T12	power off time	source	150 ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



AU OPTRONICS CORPORATION

### Display Port panel B/L power sequence timing parameter:



Note: If T19, T20 < 5xTPWM\*- The flash display may occur. We suggest T19, T20 ≥ 5xTPWM\* to realize seamless change display.

Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current 12t is under typical melt of fuse Spec., there is no mentioned problem.



### 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed.

Self-recoverable.

No data lost, No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


### 8. Mechanical Characteristics

### 8.1 LCM Outline Dimension





### AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas



# 9. Shipping and Package

# 9.1 Shipping Label Format






### 9.2 Carton Package

RoHS QTY: 44 AU Optronics MODEL NO: B125HAN02.2 PART NO: 97.12B18.200 **CUSTOMER NO: CARTON NO:** XXXXX-XXXXXXXXXXX MADE IN CHINA

# 9.3 Shipping Package of Palletizing Sequence





# 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	6D	01101101	109	
0B	hex, LSB first	22	00100010	34	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	19	00011001	25	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	<b>A</b> 5	10100101	165	
15	Max H image size (rounded to cm)	1C	00011100	28	
16	Max V image size (rounded to cm)	10	00010000	16	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	16	00010110	22	
1 <b>A</b>	Blue/white low bits (Lower 2:2:2:2 bits)	85	10000101	133	
1B	Red x (Upper 8 bits)	95	10010101	149	
1C	Red y/ highER 8 bits	59	01011001	89	
1D	Green x	58	01011000	88	
1E	Green y	96	10010110	150	
1F	Blue x	28	00101000	40	
20	Blue y	1D	00011101	29	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	0000001	1	
27		01	0000001	1	
28	Standard timing #2	01	0000001	1	
29		01	0000001	1	
2A	Standard timing #3	01	0000001	11	



2B		01	00000001	1
2C	Standard timing #4	01	0000001	1
2D		01	0000001	1
2E	Standard timing #5	01	0000001	1
2F		01	00000001	1
30	Standard timing #6	01	0000001	1
31		01	0000001	1
32	Standard timing #7	01	0000001	1
33		01	0000001	1
34	Standard timing #8	01	00000001	1
35		01	00000001	1
	Pixel Clock/10000 LSB	14	00010100	20
37	Pixel Clock/10000 USB	37	00110111	55
	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	B8	10111000	184
3 <b>A</b>	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112
3B	Vertical Active Lower 8bits	38	00111000	56
3C	Vertical Blanking Lower 8bits	24	00100100	36
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
3E	HorzSync. Offset	10	00010000	16
3F	HorzSync.Width	10	00010000	16
40	VertSync.Offset : VertSync.Width	3E	00111110	62
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	14	00010100	20
43	Vertical Image Size Lower 8bits	9B	10011011	155
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	10	00010000	16
49	descriptor #2	2C	00101100	44
4A		80	10000000	128
4B		B8	10111000	184
4C		70	01110000	112
4D		38	00111000	56
4E		24	00100100	36
4F		40	01000000	64
50		10	00010000	16
51		10	00010000	16
52		3E	00111110	62
53		00	00000000	0
54		14	00010100	20
55		9B	10011011	155
56		10	00010000	16
57		00	00000000	0
58		00	00000000	0
59		18	00011000	24



5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	32	00110010	50	2
74	Manufacture P/N	35	00110101	53	5
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	41	01000001	65	Α
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	32	00110010	50	2
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	32	00110010	50	2
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	C8	11001000	200	