

# **Product Information**

**ISSUE DATE: 2005-09-16** 

**MODEL** : LTM170E8-L03

Note: This Product information is subject to change after 3 months of issuing date.

Prepared by: LCD Business Technical Customer Service Team

Samsung Electronics Co., LTD.



Doc . No	PIE00_LTM170E8-L03	Page	1/31

# **Contents**

General Description		(3)
<ol> <li>Absolute Maximum Ratings</li> <li>1.1 Absolute ratings of environment</li> <li>1.2 Electrical Absolute Ratings</li> </ol>		(4)
2. Optical Characteristics		(6)
<ul><li>3. Electrical Characteristics</li><li>3.1 TFT LCD Module</li><li>3.2 Back-light Unit</li></ul>		(11)
<ul><li>4. Block Diagram</li><li>4.1 TFT LCD Module</li><li>4.2 Back-light Unit</li></ul>		(15)
<ul> <li>5. Input Terminal Pin Assignment</li> <li>5.1 Input Signal &amp; Power</li> <li>5.2 LVDS Interface (1)</li> <li>5.3 LVDS Interface (2)</li> <li>5.4 Back-light Unit</li> </ul>		(16)
5.5 Input Signals, Basic Display Colors and Gray	Scale of Each Color	
		(23)
<ul> <li>5.5 Input Signals, Basic Display Colors and Gray</li> <li>6. Interface Timing</li> <li>6.1 Timing Parameters (DE only mode)</li> <li>6.2 Timing Diagrams of Interface Signal (DE only</li> <li>6.3 Power ON/OFF Sequence</li> <li>6.4 VDD Power Dip Condition</li> </ul>		(23)

### **General Description**

### \* Description

LTM170E8-L03 is a color active matrix TFT (Thin Film Transistor) liquid crystal display (LCD) that uses amorphous silicon TFTs as switching devices. This model is composed of a TFT LCD panel, a driver circuit and a back-light system. The resolution of a 17.0" contains 1280 x 1024 pixels and can display up to 16.7 millions colors with wide viewing angles of 89° in all directions. (Vertical viewing angle: 178°, Horizontal viewing angle: 178°)

#### \* Features

- High contrast ratio, high aperture structure
- PVA(Patterned Vertical Alignment) mode
- Wide viewing angle
- High speed response
- SXGA (1280 x 1024 pixels) resolution
- Low power consumption
- 2 dual CCFTs (Cold Cathode Fluorescent Tube)
- DE (Data Enable) mode
- LVDS (Low Voltage Differential Signaling) interface (2pixel/clock)
- Compact Size Design
- Pb-free configuration

### \* Applications

Workstation & desktop monitors

Display terminals for AV application products

Monitors for industrial machine

\* If the module is used to other applications besides the above, please contact SEC in advance.

### \* General information

Items	Specification	Unit	Note
Display area	337.92(H) x 270.336(V)	mm	
Driver element	a-Si TFT active matrix		
Display colors	16.7M	colors	
Number of pixels	1280 x 1024	pixel	
Pixel arrangement	RGB vertical stripe		
Pixel pitch	0.264(H) x 0.264(W)	mm	
Display mode	Normally Black		
Surface treatment	Haze 44%, Hard-coating (3H)		

### \* Mechanical information

Ite	em	Min.	Тур.	Max.	Note
Module	Horizontal(H)	-	354.9	-	mm
size	Vertical(V)	-	290.3	-	mm
SIZC	Depth(D)	-	-	16.5	mm
We	eight	-	-	1,800	g

### 1. Absolute Maximum Ratings

### 1.1 Absolute ratings of environment


Item	Symbol	Min.	Max.	Unit	Note
Storage temperature	Tstg	-20	65		(1)
Operating temperature (Glass surface temperature)	Topr	0	50		(1)
Shock ( non - operating )	Snop	-	50	G	(2),(4)
Vibration ( non - operating )	Vnop	-	1.5	G	(3),(4)

Note (1) Temperature and relative humidity range are shown in the figure below.

90 % RH Max. ( 40 °C  $\geq$  Ta )

Maximum wet-bulb temperature at 39 °C or less. (Ta > 40 °C) No condensation.

- (2) 11ms, sine wave, one time for  $\pm X$ ,  $\pm Y$ ,  $\pm Z$  axis
- (3) 10-300 Hz, Sweep rate 10min, 30min for X,Y,Z axis
- (4) At vibration and shock test, the fixture which holds the module to be tested has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



Doc . No PIE00_LTM170E8-L03 Page 4/31	
---------------------------------------	--

### 1.2 ELECTRICAL ABSOLUTE RATINGS

### (1) TFT LCD Module

$$(V_{SS} = GND = 0 V)$$

Item	Symbol	Min.	Max.	Unit	Note
Power Supply Voltage	V <sub>DD</sub>	Vss-0.5	6.5	V	(1)

Note (1) Within Ta (  $25 \pm 2$  °C)

### (2) BACK-LIGHT UNIT

$$(Ta = 25 \pm 2^{\circ}C)$$

Item	Symbol	Min.	Max.	Unit.	Note
Lamp Current	IL	3.0	7.0	mArms	(1),(2)
Lamp Frequency	fL	40	80	kHz	(1)

- Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under Normal Operating Conditions.
  - (2) Specified values are for a single lamp.
    (Refer to the Note (1) in the page 13 for further information.)

# 2. Optical Characteristics

The following items are measured under stable conditions. The optical characteristics should be measured in a dark room or equivalent state with the methods shown in Note (1).

Measuring equipment : TOPCON BM-5A, BM-7, PHOTO RESEARCH PR650 Eldim EZ-Contrast

(Inverter Freq. : 50kHz)


\*  $Ta = 25 \pm 2$ °C,  $V_{DD}=5V$ ,  $f_{V}=60Hz$ ,  $f_{DCLK}=54MHz$ ,  $I_{L}=6.5mA_{rms}$ 

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note	
Contrast (Center of		C/R		-	1500	-		(3) BM-5A	
	On/Off	$T_R + T_F$		-	14	-		(-)	
Response Time	C +- C	T <sub>G</sub> - <sub>G,avg</sub>	·	-	8	-	msec	(5) BM-7	
Time	G to G	T <sub>G</sub> - <sub>G,long</sub>		-	12	-		DIVI-7	
Luminance of (Center of		YL		-	280	-	cd/m2	(6) BM-5A	
	D - 1	Rx	·		0.640				
	Red	Ry			0.330				
	C	Gx			0.300				
Color	Green	Gy			0.600	1			
Chromaticity (CIE 1931)		Bx	Normal	-	0.150	_			
(CIL 1931)	Blue	By	$\theta = 0$ $\phi = 0$		0.060	1			
		Wx	0 0		0.313	1			
Wl	White	Wy	Viewing		0.329	1		(7)	
		Ru'	Angle		0.451			PR650	
Red	Red	Rv'			0.523	1			
		Gu'			0.125	1			
Color Chromaticity	Green	Gv'				0.563	1		
(CIE 1976)		Bu'		-	0.175	<b>-</b>			
	Blue	Bv'			0.158	1			
		Wu'			0.198	1			
	White	Wv'			0.468				
Color Grayscale Linearity	White	Δυ'ν'		-	-	0.02		(9) PR650	
-		θГ		-	89	-			
	Hor.	θ R	CD 10	-	89	-			
	* *	φН	CR≥10	-	89	-			
Viewing	Ver.	φL	•	-	89	-		(8)	
Angle	**	θL		-	75	-	Degree	BM-5A	
	Hor.	θ R	CR≥100	-	75	-			
	**	φН		-	65	-			
	Ver.	φL		-	65	-			
Brightness U (9 Poir		Buni		-	-	25	%	(4) BM-5A	
Doc . No	)	PIE	E00_LTM17	0E8-L03	3	Pag	je	6/31	

### Note (1) Test Equipment Setup


The measurement should be executed in a stable, windless and dark room between 30min and 40min after lighting the back-light at the given temperature for stabilization of the back-light. This should be measured in the center of screen.

Single lamp current : 6.5mA (Refer to the note(1) in the page 13 for more information.) Environment condition : Ta =  $25 \pm 2$  °C



Optical Measuring Equipment Setup

### Note (2) Definition of test point



Doc . No PIE00_LTM170E8-L03 Page 7/31	
---------------------------------------	--

### Note (3) Definition of Contrast Ratio (C/R)

: Ratio of gray max (Gmax) & gray min (Gmin) at the center point of the panel

$$CR = \frac{G \max}{G \min}$$

Gmax: Luminance with all pixels white Gmin: Luminance with all pixels black


## Note (4) Definition of 9 points brightness uniformity

$$Buni = 100*\frac{(B \max - B \min)}{B \max}$$

Bmax : Maximum brightness Bmin : Minimum brightness

### Note (5) Definition of Response time

on/off response time : sum of Tr, Tf



gray to gray response time


- measuring gray : 31 63, 63 95, 95 127, 127 159, 159 191, 191 223 223 255 grays and vice versa
- T<sub>G</sub>-G, avg: average response time of ones between above grays
- T<sub>G</sub>-<sub>G, long</sub>: the longest response time of ones between above grays

Doc . No	PIE00 LTM170E8-L03	Page	8/31
200 . 1.0	11200_211111,020 200		-, - <u>-</u>

Note (6) Definition of Luminance of White: Luminance of white at center point

Note (7) Definition of Color Chromaticity (CIE 1931, CIE1976) Color coordinate of Red, Green, Blue & White at center point


Note (8) Definition of Viewing Angle: Viewing angle range (CR 10, CR 100)



### Note (9) Color Grayscale Linearity

test image: 100% full white pattern with a test pattern as below

test pattern: Squares, 40mm by 40mm in size, filled with 255, 225, 195, 165, 135 and 105 grays steps should be arranged at the center of the screen.



#### test method

. 1st gray step: move a square of 255 gray level should be moved into the center of the screen and measure luminance and u' and v' coordinates.

. next gray step: move a 225 gray square into the center and measure both luminance and coordinates, too.

. Then, repeat the same procedure for gray steps 195, 165- 135 and 105. test evaluation

$$\Delta u'v' \! = \sqrt{\left( {u'}_A \! - \! {u'}_B \right)^2 + \left( {v'}_A \! - \! {v'}_B \right)^2}$$

where A, B : 2 gray levels found to have the largest color differences between them

i.e. get the largest u' and v' of each 6 pairs of u' and v' and calculate the u'v'.

### 3. Electrical Characteristics


### 3.1 TFT LCD MODULE


 $Ta = 25^{\circ}C$ 

Item		Symbol	Min.	Typ.	Max.	Unit	Note
Voltage of	f Power Supply	$V_{ ext{DD}}$	4.5	5.0	5.5	V	(1)
Inter	rface type	LVDS	DS90C	DS90C383/385/387 DS90C386 Pair			
Current of	(a) Black		-	1,100	-	mA	
Power	(b) White	$I_{DD}$	-	1,450	-	mA	(2),(3)
Supply	(c) 2 Line Stripe		-	1,450	1,700	mA	
Vsync Frequency		$f_{V}$	59	60	76	Hz	
Hsync Frequency		$f_{\mathrm{H}}$	60.9	64.0	81.1	kHz	
Main Frequency		$f_{ m DCLK}$	40.9	54.0	68.4	MHz	
Rush Current		I <sub>RUSH</sub>	_	-	4.0	A	(4)


Note (1) The connector for display data & timing signal should be connected.(Vss=0V)

- (2) fV=75Hz, fDCLK = 67.5MHz, VDD = 5.0V, DC Current.
- (3) Power dissipation check pattern(LCD Module only)






### (4) Measurement Conditions



Control Signal: High(+5V) Low(Ground)

All Signal lines to panel, except for power 5V: Ground

The rising time of supplied voltage is controlled to 470us by R3 and C2 value.



#### 3.2 BACK-LIGHT UNIT

The back-light system is an edge - lighting type with 2 dual CCFTs ( Cold Cathode Fluorescent Tube ) The characteristics of two dual lamps are shown in the following tables.

 $Ta=25 \pm 2^{\circ}C$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Note
Lamp	Current	IL	3.0	6.5	7.0	mArms	(1)
Lamp	Voltage	$V_L$	-	630	-	Vrms	
Lamp F	requency	fL	40	-	60	kHz	(2)
inverter	asymmetry rate	Wasy	-	-	10	%	(5)
waveform	distortion rate	Wdis	-	-	2 ±10	%	(5)
Startup Voltage		Vs			25°C: 1,210 0°C: 1,580	Vrms	(3)


# Note) The waveform of the inverter output voltage must be area symmetric and the design of the inverter must have specifications for the modularized lamp.

The performance of the back-light, for example life time or brightness, is much influenced by the characteristics of the DC-AC inverter for the lamp. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter. When you design or order the inverter, please make sure that a poor lighting caused by the mismatch of the back-light and the inverter(miss lighting, flicker, etc.) never occur. When you confirm it, the module should be operated in the same condition as it is installed in your instrument.

Note (1) Lamp current is measured with current meter for high frequency as shown below.

Refer to the block diagram of the back-light unit in the next page for more information.

Specified values are for a single lamp.




(2) Lamp frequency may produce interference with horizontal synchronous frequency which may cause line flow on the display. Therefore lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible in order to avoid interference.

Doc . 110	Doc . No	PIE00 LTM170E8-L03	Page	13/31
-----------	----------	--------------------	------	-------

- (3) Because the inverter uses high voltage, please disconnect it from the power before assembling or disassembling.
- (4) Because the inverter uses high voltage, please disconnect it from the power before assembling or disassembling.
- (5) The output of the inverter must have symmetrical(negative and positive) voltage waveform and current waveform.

Please do not use the inverter which has unsymmetrical voltage and current and spike wave. Designing a system inverter intended to have better display performance, power efficiency and lamp reliability, please follow the requirements the below. They would help increase the lamp lifetime and reduce leakage current.


- a. The asymmetry rate of the inverter waveform should be less than 10%.
- b. The distortion rate of the waveform should be within  $2 \pm 10\%$ .
- \* Inverter output waveform had better be more similar to ideal sine wave.



- \* Asymmetry rate:  $|I_p I_{-p}| / I_{rms} \times 100\%$
- \* Distortion rate  $I_p \text{ (or } I_{-p}) / I_{rms}$


# 4. Block Diagram

#### 4.1 TFT LCD MODULE



### 4.2 BACK-LIGHT UNIT

Connector: YEONHO 35001HS-02L or equivalent



Doc . No PIE00\_LTM170E8-L03 Page 15/31

# 5. Input Terminal Pin Assignment

5.1. Input Signal & Power ( Connector : UJU IN-30-BB 100 or equivalent )

PIN NO	SYMBOL	FUNCTION
1	RXO0-	Negative Transmission Data of Pixel 0 (ODD data)
2	RXO0+	Positive Transmission Data of Pixel 0 (ODD data)
3	RXO1-	Negative Transmission Data of Pixel 1 (ODD data)
4	RXO1+	Positive Transmission Data of Pixel 1 (ODD data)
5	RXO2-	Negative Transmission Data of Pixel 2 (ODD data)
6	RXO2+	Positive Transmission Data of Pixel 2 (ODD data)
7	GND	Power Ground
8	RXOC-	Negative Sampling Clock (ODD data)
9	RXOC+	Positive Sampling Clock (ODD data)
10	RXO3-	Negative Transmission Data of Pixel 3 (ODD data)
11	RXO3+	Positive Transmission Data of Pixel 3 (ODD data)
12	RXE0-	Negative Transmission Data of Pixel 0 (EVEN data)
13	RXE0+	Positive Transmission Data of Pixel 0 (EVEN data)
14	GND	Power Ground
15	RXE1-	Negative Transmission Data of Pixel 1 (EVEN data)
16	RXE1+	Positive Transmission Data of Pixel 1 (EVEN data)
17	GND	Power Ground
18	RXE2-	Negative Transmission Data of Pixel 2 (EVEN data)
19	RXE2+	Positive Transmission Data of Pixel 2 (EVEN data)
20	RXEC-	Negative Sampling Clock (EVEN data)
21	RXEC+	Positive Sampling Clock (EVEN data)
22	RXE3-	Negative Transmission Data of Pixel 3 (EVEN data)
23	RXE3+	Positive Transmission Data of Pixel 3 (EVEN data)
24	GND	Power Ground
25	*CE	For LCD internal use only. Do not connect
26	*CTL	For LCD internal use only. Do not connect
27	NC	No Connection
28	$V_{ extsf{DD}}$	
29	$V_{\scriptscriptstyle DD}$	Power Supply: +5V
30	$V_{DD}$	

Note ) Refer to page 29 for the 1st pin of interface connector marked with

Doc . No	PIE00 LTM170E8-L03	Page	16/31
	<del>_</del>	$\mathcal{C}$	

<sup>\*</sup> If the system already uses the 25, 26pins, it should keep under GND level. The voltage applied to those pins should not exceed -200mV.

# 5.2 LVDS Interface(1)

# 5.2.1 Odd pixel data (1st pixel data)

	1st LVDS Transmitter ( DS90C383, DS90C385 ) Signal Interface						
Devi	ce Input Pin		Device Input Signal	Output Signal	To LTM170E8 Interface ( CN101 )		
No	Symbol	Symbol	Function	O.g. a.	Terminal	Symbol	
51	TXIN0	RO0	Red Odd Pixel Data (LSB)				
52	TXIN1	RO1	Red Odd Pixel Data	T)(0) IT0		5)/00	
54	TXIN2	RO2	Red Odd Pixel Data	TXOUT0-	No. 1	RXO0- RXO0+	
55	TXIN3	RO3	Red Odd Pixel Data	170010+	No. 2	RAOU+	
56	TXIN4	RO4	Red Odd Pixel Data				
2	TXIN5	RO7	Red Odd Pixel Data (MSB)	TXOUT3- TXOUT3+	No. 10 No. 11	RXO3- RXO3+	
3	TXIN6	RO5	Red Odd Pixel Data	TXOUT0-	No. 1	RXO0-	
4	TXIN7	GO0	Green Odd Pixel Data (LSB)	TXOUT0+	No. 2	RXO0+	
6	TXIN8	GO1	Green Odd Pixel Data	TXOUT1-	No. 3	RXO1-	
7	TXIN9	GO2	Green Odd Pixel Data	TXOUT1+	No. 4	RXO1+	
8	TXIN10	GO6	Green Odd Pixel Data	TXOUT3-	No. 10	RXO3-	
10	TXIN11	GO7	Green Odd Pixel Data (MSB)	TXOUT3+	No. 11	RXO3+	
11	TXIN12	GO3	Green Odd Pixel Data				
12	TXIN13	GO4	Green Odd Pixel Data	TXOUT1-	No. 3	RXO1-	
14	TXIN14	GO5	Green Odd Pixel Data	TXOUT1+	No. 4	RXO1+	
15	TXIN15	BO0	Blue Odd Pixel Data (LSB)				
16	TXIN16	BO6	Blue Odd Pixel Data	TXOUT3-	No. 10	RXO3-	
18	TXIN17	BO7	Blue Odd Pixel Data (MSB)	TXOUT3+	No. 11	RXO3+	
19	TXIN18	BO1	Blue Odd Pixel Data	TXOUT1- TXOUT1+	No. 3 No. 4	RXO1- RXO1+	
20	TXIN19	BO2	Blue Odd Pixel Data	17.00111	110. 1	10.011	
22	TXIN20	BO3	Blue Odd Pixel Data	TXOUT2-	No. 5	RXO2-	
23	TXIN21	BO4	Blue Odd Pixel Data	TXOUT2+	No. 6	RXO2+	
24	TXIN22	BO5	Blue Odd Pixel Data	-			
50	TXIN27	RO6	Red Odd Pixel Data	TXOUT3- TXOUT3+	No. 10	RXO3- RXO3+	
				170013+	No. 11	KAU3+	

Doc . No	PIE00 LTM170E8-L03	Page	17/31

# 5.2.2 Even pixel data (2nd pixel data)

	2nd LVDS Transmitter ( DS90C383, DS90C385 ) Signal Interface						
Devi	ce Input Pin		Device Input Signal	Output Signal	To LTM170E8 Interface ( CN101 )		
No	Symbol	Symbol	Function	Oigila.	Terminal	Symbol	
51	TXIN0	RE0	Red Even Pixel Data (LSB)				
52	TXIN1	RE1	Red Even Pixel Data	TVOLITO	N. 40	DVE0	
54	TXIN2	RE2	Red Even Pixel Data	TXOUT0-	No. 12 No. 13	RXE0- RXE0+	
55	TXIN3	RE3	Red Even Pixel Data	170010+	110. 13	KAEU+	
56	TXIN4	RE4	Red Even Pixel Data				
2	TXIN5	RE7	Red Even Pixel Data (MSB)	TXOUT3-	No. 22 No. 23	RXE3- RXE3+	
3	TXIN6	RE5	Red Even Pixel Data	TXOUT0-	No. 12	RXE0-	
4	TXIN7	GE0	Green Even Pixel Data (LSB)	TXOUT0+	No. 13	RXE0+	
6	TXIN8	GE1	Green Even Pixel Data	TXOUT1-	No. 15	RXE1-	
7	TXIN9	GE2	Green Even Pixel Data	TXOUT1+	No. 16	RXE1+	
8	TXIN10	GE6	Green Even Pixel Data	TXOUT3-	No. 22	RXE3-	
10	TXIN11	GE7	Green Even Pixel Data (MSB)	TXOUT3+	No. 23	RXE3+	
11	TXIN12	GE3	Green Even Pixel Data				
12	TXIN13	GE4	Green Even Pixel Data	TXOUT1-	No. 15	RXE1-	
14	TXIN14	GE5	Green Even Pixel Data	TXOUT1+	No. 16	RXE1+	
15	TXIN15	BE0	Blue Even Pixel Data (LSB)				
16	TXIN16	BE6	Blue Even Pixel Data	TXOUT3-	No. 22	RXE3-	
18	TXIN17	BE7	Blue Even Pixel Data (MSB)	TXOUT3+	No. 23	RXE3+	
19	TXIN18	BE1	Blue Even Pixel Data	TXOUT1-	No. 15	RXE1-	
				TXOUT1+	No. 16	RXE1+	
20	TXIN19	BE2	Blue Even Pixel Data	_			
22	TXIN20	BE3	Blue Even Pixel Data	TXOUT2-	No. 18	RXE2-	
23	TXIN21	BE4	Blue Even Pixel Data	TXOUT2+	No. 19	RXE2+	
24	TXIN22	BE5	Blue Even Pixel Data	TV0::==	N. 55	D)/F-	
50	TXIN27	RE6	Red Even Pixel Data	TXOUT3-	No. 22 No. 23	RXE3- RXE3+	
				170013+	NU. Z3	NAES+	

Doc . No	PIE00 LTM170E8-L03	Page	18/31

# 5.3 LVDS Interface (2)

# 5.3.1 Odd pixel data (1st pixel data)

	LVDS Transmitter ( DS90C387 ) Signal Interface						
Devic	Device Input Pin		Device Input Signal	Output Signal	To LTM170E8 Interface ( CN101 )		
No	Symbol	Symbol	Function	O.g. id.	Terminal	Symbol	
10	R10	RO0	Red Odd Pixel Data (LSB)				
9	R11	RO1	Red Odd Pixel Data	4014		DVO.	
8	R12	RO2	Red Odd Pixel Data	A0M A0P	No. 1 No. 2	RXO0- RXO0+	
7	R13	RO3	Red Odd Pixel Data	AUP	NO. Z	RAOU+	
6	R14	RO4	Red Odd Pixel Data				
3	R17	RO7	Red Odd Pixel Data (MSB)	A3M A3P	No. 10 No. 11	RXO3- RXO3+	
5	R15	RO5	Red Odd Pixel Data	A0M	No. 1	RXO0-	
2	G10	GO0	Green Odd Pixel Data (LSB)	A0P	No. 2	RXO0+	
1	G11	GO1	Green Odd Pixel Data	A1M	No. 3	RXO1-	
100	G12	GO2	Green Odd Pixel Data	A1P	No. 4	RXO1+	
94	G16	GO6	Green Odd Pixel Data	A3M	No. 10	RXO3-	
93	G17	GO7	Green Odd Pixel Data (MSB)	A3P	No. 11	RXO3+	
99	G13	GO3	Green Odd Pixel Data				
96	G14	GO4	Green Odd Pixel Data	A1M	No. 3	RXO1-	
95	G15	GO5	Green Odd Pixel Data	A1P	No. 4	RXO1+	
92	B10	BO0	Blue Odd Pixel Data (LSB)				
86	B16	BO6	Blue Odd Pixel Data	АЗМ	No. 10	RXO3-	
85	B17	BO7	Blue Odd Pixel Data (MSB)	A3P	No. 11	RXO3+	
91	B11	BO1	Blue Odd Pixel Data	A1M A1P	No. 3 No. 4	RXO1- RXO1+	
90	B12	BO2	Blue Odd Pixel Data	All	110. 4	IVOIT	
89	B13	BO3	Blue Odd Pixel Data	A2M	No. 5	RXO2-	
88	B14	BO4	Blue Odd Pixel Data	A2P	No. 6	RXO2+	
87	B15	BO5	Blue Odd Pixel Data	-			
4	R16	RO6	Red Odd Pixel Data	A3M A3P	No. 10 No. 11	RXO3- RXO3+	

Doc . No	PIE00 LTM170E8-L03	Page	19/31

# 5.3.2 Even pixel data (2nd pixel data)

	LVDS Transmitter ( DS90C387 ) Signal Interface					
Devi	ce Input Pin		Device Input Signal		To LTM170E8	
No	Symbol	Symbol	Function	Signal	Terminal	Symbol
84	R20	RE0	Red Even Pixel Data (LSB)			
81	R21	RE1	Red Even Pixel Data		N. 40	DVE0
80	R22	RE2	Red Even Pixel Data	A4M A4P	No. 12 No. 13	RXE0- RXE0+
79	R23	RE3	Red Even Pixel Data	A4F	110. 13	KAEU+
78	R24	RE4	Red Even Pixel Data			
75	R27	RE7	Red Even Pixel Data (MSB)	A7M A7P	No. 22 No. 23	RXE3- RXE3+
77	R25	RE5	Red Even Pixel Data	A4M	No. 12	RXE0-
74	G20	GE0	Green Even Pixel Data (LSB)	A4P	No. 13	RXE0+
73	G21	GE1	Green Even Pixel Data	A5M	No. 15	RXE1-
72	G22	GE2	Green Even Pixel Data	A5P	No. 16	RXE1+
66	G26	GE6	Green Even Pixel Data	A7M	No. 22	RXE3-
65	G27	GE7	Green Even Pixel Data (MSB)	A7P	No. 23	RXE3+
71	G23	GE3	Green Even Pixel Data			
70	G24	GE4	Green Even Pixel Data	A5M	No. 15	RXE1-
69	G25	GE5	Green Even Pixel Data	A5P	No. 16	RXE1+
64	B20	BE0	Blue Even Pixel Data (LSB)			
58	B26	BE6	Blue Even Pixel Data	A7M	No. 22	RXE3-
57	B27	BE7	Blue Even Pixel Data (MSB)	A7P	No. 23	RXE3+
63	B21	BE1	Blue Even Pixel Data	A5M	No. 15	RXE1-
03	DZ I	DLI	Dide Everi Fixer Data	A5P	No. 16	RXE1+
62	B22	BE2	Blue Even Pixel Data			
61	B23	BE3	Blue Even Pixel Data	A6M	No. 18	RXE2-
60	B24	BE4	Blue Even Pixel Data	A6P	No. 19	RXE2+
59	B25	BE5	Blue Even Pixel Data			
76	R26	RE6	Red Even Pixel Data	A7M	No. 22	RXE3-
				A7P	No. 23	RXE3+

### NOTE)

Must be connected 24th BAL pin with low and 23th DUAL pin with high in DS90C387 LVDS Transmitter

# 5.4 BACK-LIGHT UNIT

	Pin No.	Input	Input Color Function					
	1	Hot1	Pink	High Voltage				
Upper	2	Cold1	White	Ground				
	3	Hot2	Blue	High Voltage				
	4	Cold2	Black	Ground				
	1	Hot1	Pink	High Voltage				
т	2	Cold1	White	Ground				
Lower	3	Hot2	High Voltage					
	4	Cold2	Ground					
	Connector Part No.	YEONHO 35001HS-02L or equivalent						

### 5.5 Input Signals, Basic Display Colors and Gray Scale of Each Color

	DISPLAY											DA	TA S	SIGN	IAL											GRAY
COLOR	(8bit)				RI	ΕD							GRI	EEN							BL	UE				SCALE
	(ODIT)	R0	R1	R2	R3	R4	R5	R6	R7	G0	G1	G2	G3	G4	G5	G6	G7	В0	B1	B2	ВЗ	В4	B5	В6	B7	LEVEL
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	-
	GREEN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	-
BASIC	CYAN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
COLOR	RED	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	MAGENTA	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	-
	YELLOW	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	-
	WHITE	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R0
	DARK	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R1
GRAY		0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R2
SCALE		• •	:	:	:	:	••				••	:		• •	:				••	••	:	:	:			R3~
OF		• •	:	:	:	:	••				••	:	•••	••	:				••	••	:	:	:			R252
RED		1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R253
	LIGHT	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R254
	RED	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	R255
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G0
	DARK	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G1
GRAY		0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	G2
SCALE		• •	:	:		:	••			:	•••	:	••	•••	:			•••	•••	••		:	:			G3~
OF		:	:	:		:	:			:	:	:	:	:	:			:	:	:	:	:	:			G252
GREEN		0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	0	0	0	0	0	0	0	0	G253
	LIGHT	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	G254
	GREEN	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	G255
	BLACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	B0
	DARK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	B1
GRAY		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	B2
SCALE		:	:	:	:	:	:			:	:	:	:		:			:	:	:	:	:	:			B3~
OF		:	:	:	:	:	:			:	:	:	:	:	:			:	:	:	:	:	:			B252
BLUE		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	B253
	LIGHT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	B254
	BLUE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	B255

### Note) Definition of Gray

Rn: Red Gray, Gn: Green Gray, Bn: Blue Gray (n = Gray level)

Input Signal: 0 = Low level voltage, 1 = High level voltage

# 6. Interface Timing

6.1 Timing Parameters ( DE only mode )

SIGNAL	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
	Frequency	1/T <b>c</b>	40.9	54.0	68.4	MHz	
Clock	High Time	Тсн	4	-	-	nsec	
	Low Time	T <sub>CL</sub>	4	-	-	nsec	(1) (2)
Data	Setup Time	T <sub>DS</sub>	4	-	-	nsec	(1), (2)
Data	Hold Time	Трн	4	-	-	nsec	
Data Enable	Setup Time	TES	4	-	-	nsec	
	C1-	Т	16.95	16.7	13.1	msec	
Frame Frequency	Cycle	Tv	1032	1066	1450	lines	
	Frequency	1/Tv	59	60	76	Hz	(3)
Wasting! Antique	Display Period	Tvd	1024	1024	1024	lines	
Vertical Active Display Term	Vertical Blank Period	Тув	8	-	-	lines	
One Line Scanning Time	Cycle	Тн	672	844	1023	clocks	
Horizontal Active Display Term	Display Period	Т <b>н</b>	640	640	640	clocks	


Note (1) Test Point: TTL control signal and CLK at LVDS Tx input terminal in system

(2) Internal Vcc = 3.3V

(3) At low Vsync frequency, under 60Hz, flicker level can increase at specific pattern.

Doc . No	PIE00 LTM170E8-L03	Page	23/31


# 6.2 Timing diagrams of interface signal ( DE only mode )



 Doc . No
 PIE00\_LTM170E8-L03
 Page
 24/31

### 6.3 Power ON/OFF Sequence

To prevent a latch-up or DC operation of the LCD module, the power on/off sequence should be as the diagram below.




Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should be the same as the definition of VDD.
  - (2) Apply the lamp voltage within the LCD operation range. When the back-light turns on before the LCD operation or the LCD turns off before the back-light turns off, the display may momentarily become abnormal screen.
  - (3) In case of V<sub>DD</sub> = off level, please keep the level of input signals low or keep a high impedance.
  - (4) T4 should be measured after the module has been fully discharged between power off and on period.
  - (5) Interface signal should not be kept at high impedance when the power is on.

	Doc . No	PIE00_LTM170E8-L03	Page	25/31
--	----------	--------------------	------	-------

# $6.4\ V_{DD}$ Power Dip Condition

 $\nu_{\text{dd}}$ 



4.5V  $\mathbf{V}_{DD}$ 5.5V if  $V_{DD}(typ) \times 80\%$ V<sub>DD</sub>(typ) x 90%, Vcc then, 0<Td 20msec

### NOTE


- (1) The above conditions are for the glitch of the input voltage.
- (2) For stable operation of an LCD module power, please follow them. typ V<sub>DD</sub> x 90%, i.e., if typ V<sub>DD</sub> x 80% Vcc then Td should be less than 20ms.

# 6.5 LVDS Input Characteristics

### 6.5.1 LVDS Receiver input

Symbol	Parameter	Conditions	Min	Тур	Max	unit	Note
V <sub>TH</sub>	LVDS input high threshold	$V_{CMLVDS} = 1.25V$			+100	mV	
$\mathbf{V}_{\mathbf{TL}}$	LVDS input low threshold		-100			mV	
VCMLVDS	LVDS input common mode voltage		1.125	1.25	1.375	V	
I <sub>IN</sub>	Input current	V <sub>IN</sub> =2.4V/0V V <sub>DD</sub> =3.6V	-10		+10	μΑ	
tskew	skew between LVDS clock & LVDS data		-250	0	250	psec	(1)

# Note (1) LVDS skew




where tskew: skew between LVDS clock & LVDS data,

T : 1 period time of LVDS clock

cf) (-/+) of 250psec means LVDS data goes before or after LVDS clock.

Doc . No	PIE00 LTM170E8-L03	Page	27/31

7	. Outline Dimension	on		
	[ Refer to the next p			
	i riejer të me mem p			
	Doc . No	PIE00 LTM170E8-L03	Page	28/31
	שטע . אטע . אטע	TILOU LINII/ULO-LUJ	1 agc	<b>20</b> /J1



### 8. General Precautions

#### 8.1 Handling

- (a) When the module is assembled, it should be attached to the system firmly using all mounting holes. Be careful not to twist or bend the modules.
- (b) Because the inverter use high voltage, it should be disconnected from power before it is assembled or disassembled.
- (c) Refrain from strong mechanical shock and /or any force to the module. In addition to damage, this may cause improper operation or damage to the module and CCFT back-light.
- (d) Note that polarizers are very fragile and could be easily damaged.

  Do not press or scratch the surface using the harder than a HB pencil lead.
- (e) Wipe off water droplets or oil immediately.

  If you leave the droplets for a long time, staining and discoloration may occur.
- (f) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (g) The desirable cleaners are water, IPA(Isopropyl Alcohol) or Hexane.

  Do not use Ketone type materials(ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (h) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs or clothes, it must be washed away thoroughly with soap.
- (i) Protect the module from static which may cause damage to the CMOS Gate Array IC.
- (j) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (k) Do not disassemble the module.
- (1) Do not pull or fold the lamp wire.
- (m) Do not adjust the variable resistor located on the module.
- (n) Protection film for polarizer on the module should be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (o) Pins of I/F connector should not be touched directly with bare hands.

Doc . No	PIE00_LTM170E8-L03	Page	30/31
----------	--------------------	------	-------

#### 8.2 Storage

- (a) Do not leave the module in high temperature, high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35 and relative humidity of less than 70%.
- (b) Do not store the TFT-LCD module in direct sunlight.
- (c) The module should be stored in a dark place.

  It is prohibited to apply sunlight or fluorescent light in storage.

#### 8.3 Operation

- (a) Do not connect or disconnect the module in the "Power On" condition.
- (b) Power supply should always be turned on/off by 6.3 "Power on/off sequence"
- (c) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference should be done by system manufacturers. Grounding and shielding methods may be important to minimize the interference.
- (d) The cable between the back-light connector and its inverter power supply should be connected directly with a minimized length. A longer cable between the back-light and the inverter may cause lower luminance of lamp(CCFT) and may require higher startup voltage(Vs).

#### 8.4 Others

- (a) Ultra-violet ray filter is necessary for outdoor operation.
- (b) Avoid condensation of water which may result in improper operation or disconnection of electrode.
- (c) Do not exceed the absolute maximum rating value. ( supply voltage variation, input voltage variation, variation in part contents and environmental temperature, and so on)
  - Otherwise the module may be damaged.
- (d) If the module keeps displaying the same pattern for a long period of time, the image may be "sticked" to the screen.To avoid image sticking, it is recommended to use a screen saver.
- (e) This module has its circuitry PCB's on the rear side and should be handled carefully in order not to be stressed.
- (f) Please contact SEC in advance when you display the same pattern for a long time.

Doc . No	PIE00 LTM170E8-L03	Page	31/31