

群創光電 PRODUCT SPECIFICATION

Doc. Number:

- □Tentative Specification
- Preliminary Specification
- □ Approval Specification

MODEL NO.: N140HCA SUFFIX: EBA

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your signature and comments.	confirmation with your

Approved By	Checked By	Prepared By

Version 1.0 14 July 2016 1 / 46



CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 GENERAL SPECIFICATIONS	5
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	6
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	7
3.2.1 TFT LCD MODULE	7
4. ELECTRICAL SPECIFICATIONS	8
4.1 FUNCTION BLOCK DIAGRAM	8
4.2. INTERFACE CONNECTIONS	8
4.3 ELECTRICAL CHARACTERISTICS	10
4.3.1 LCD ELETRONICS SPECIFICATION	10
4.3.2 LED CONVERTER SPECIFICATION	12
4.3.3 BACKLIGHT UNIT	14
4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS	
4.4.1 ELECTRICAL SPECIFICATIONS	15
4.4.2 COLOR DATA INPUT ASSIGNMENT	16
4.5 DISPLAY TIMING SPECIFICATIONS	
4.6 POWER ON/OFF SEQUENCE	
5. OPTICAL CHARACTERISTICS	
5.1 TEST CONDITIONS	
5.2 OPTICAL SPECIFICATIONS	
6. RELIABILITY TEST ITEM	
7. PACKING	26
7.1 MODULE LABEL	26
7.3 CARTON	27
7.4 PALLET	
7.5 UN-PACKAGING METHOD	
8. PRECAUTIONS	
8.1 HANDLING PRECAUTIONS	
8.2 STORAGE PRECAUTIONS	
8.3 OPERATION PRECAUTIONS	
Appendix. EDID DATA STRUCTURE	
Appendix. OUTLINE DRAWING	32



Appendix. SYSTEM COVER DESIGN GUIDANCE	34
Appendix. LCD MODULE HANDLING MANUAL	41

Version 1.0 14 July 2016 3 / 46



群創光電 PRODUCT SPECIFICATION

REVISION HISTORY

Version	Date	Page	Description
1.0	June 6, 2016	All	Spec Ver.1.0 was first issued.

Version 1.0 14 July 2016 4 / 46



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N140HCA-EBA is a 14.0" (14.0" diagonal) TFT Liquid Crystal Display NB module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 262,144 colors..

1.2 GENERAL SPECIFICATIONS

Item	Specification Unit		
Screen Size	14.0" diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1611 (H) x 0.1611 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally Black	-	-
Surface Treatment	Hard coating (3H), Glare	-	-
Luminance, White	220	Cd/m2	
Color Gamma	45%	NTSC	
Power Consumption	onsumption Total: 3.068W (Max.) @ cell: 0.776 W (Max.), BL: 2.292 W (Max.)		

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas **Mosaic** pattern is displayed.

2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
Glass	Thickness		0.4		mm	
Polarizer	Thickness		0.135		mm	
	Horizontal (H)	315.05	315.35	315.65	mm	
Module Size	Vertical (V) w/o PCB and Hinge	185.42	185.72	186.02	mm	
	Vertical (V) with PCB w/o Hinge	196.72	197.22	197.72	mm	(1)(2)
	Thickness (T) w/o sponge	2.60	2.75	2.90	mm	
Active Area	Horizontal	309.21	309.31	309.41	mm	
Active Alea	Vertical	173.89	173.99	174.09	mm	
V	/eight	<u>-</u>	270	280	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



Version 1.0 14 July 2016 5 / 46



2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-76 User's connector Part No: IPEX-:20453-030T-03

3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Syllibol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	


Note (1) (a) 90 %RH Max. (Ta < 40 °C).

(b) Wet-bulb temperature should be 39 °C Max.

(c) No condensation.

Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.

Relative Humidity (%RH)





3.2 ELECTRICAL ABSOLUTE RATINGS

3.2.1 TFT LCD MODULE

Item	Symbol	Val	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V _{IN}	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 1.0 14 July 2016 7 / 46



4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS

PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	NC	No Connection (Reserved for LCD test)	
4	NC	No Connection (Reserved for LCD test)	
5	H_GND	High Speed Ground	
6	ML0-	Complement Signal-Lane 0	
7	ML0+	True Signal-Main Lane 0	
8	H_GND	High Speed Ground	
9	AUX+	True Signal-Auxiliary Channel	
10	AUX-	Complement Signal-Auxiliary Channel	
11	H_GND	High Speed Ground	
12	VCCS	Power Supply +3.3 V (typical)	
13	VCCS	Power Supply +3.3 V (typical)	
14	NC	No Connection (Reserved for LCD test)	
15	GND	Ground	
16	GND	Ground	
17	HPD	Hot Plug Detect	
18	BL_GND	BL Ground	
19	BL_GND	BL Ground	
20	BL_GND	BL Ground	
21	BL_GND	BL Ground	
22	LED_EN	BL_Enable Signal of LED Converter	
23	LED_PWM	PWM Dimming Control Signal of LED Converter	
24	NC	No Connection (Reserved for LCD test)	

Version 1.0 14 July 2016 8 / 46



25	NC	No Connection (Reserved for LCD test)	
26	LED_VCCS	BL Power	
27	LED_VCCS	BL Power	
28	LED_VCCS	BL Power	
29	LED_VCCS	BL Power	
30	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 1.0 14 July 2016 9 / 46



4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
HPD	High Level		2.25	-	2.75	V	(5)
INPU	Low Level		0	-	0.4	V	(5)
HPD Impedance		R _{HPD}	30K	-	-	ohm	(4)
Ripple Voltage		V_{RP}	-	50	-	mV	(1)
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)
Dower Supply Current	Mosaic	loo	-	201	235	mA	(3)a
Power Supply Current	White	lcc	-	195	223	mA	(3)

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCCS is rising

 $\ensuremath{I_{\text{IS}}}\xspace$ the maximum current of the first 100ms after power-on


Measurement Conditions: Shown as the following figure. Test pattern: White.



VCCS rising time is 0.5ms


Version 1.0 14 July 2016 10 / 46





Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action

Version 1.0 14 July 2016 11 / 46




4.3.2 LED CONVERTER SPECIFICATION

Davas		0		Value		11	Nists
Parar	neter	Symbol	Min.	Тур.	Max.	Unit	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	5.0	12.0	21.0	V	
Converter Inrush Cu	ırrent	ILED _{RUSH}	-	-	1.5	А	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R _{LED_EN}	30K	-	-	ohm	(4)
DIMM Control Love	PWM High Level		2.2	-	5	V	(4)
PWM Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R _{PWM}	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	
PWM Control Frequency		f _{PWM}	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	150	180	191	mA	(3)

Note (1) ILED_{RUSH}: the maximum current when LED_VCCS is rising,

ILED_{IS}: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED_VCCS = Typ, Ta = 25 \pm 2 o C, f_{PWM} = 200 Hz, Duty=100%.



Version 1.0 14 July 2016 12 / 46



VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f_{PWM} should be in the range

$$(N+0.33)*f \le f_{\text{PWM}} \le (N+0.66)*f$$
 $N: \text{Integer} \ (N \ge 3)$ $f: \text{Frame rate}$

- Note (3) The specified LED power supply current is under the conditions at "LED_VCCS = Typ.", Ta = 25 \pm 2 °C, f_{PWM} = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 1.0 14 July 2016 13 / 46




4.3.3 BACKLIGHT UNIT

 $Ta = 25 \pm 2 \, {}^{\circ}C$

Doromotor	Cumbal		Value	Unit	Note	
Parameter	Symbol	Min.	Тур.	Typ. Max.		Note
LED Light Bar Power Supply Voltage	VL	28.6	31.9	33	V	(4)(2)(Duty(1009()
LED Light Bar Power Supply Current	lL		58.2		mA	(1)(2)(Duty100%)
Power Consumption	PL		1.857	1.921	W	(3)
LED Life Time	L_BL	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below :



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 $^{\circ}$ C and I_L = 19.4 mA(Per EA) until the brightness becomes \leq 50% of its original value.

Version 1.0 14 July 2016 14 / 46




4.4 DISPLAY PORT INPUT SIGNAL TIMING SPECIFICATIONS


4.4.1 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(4)
AUX AC Coupling Capacitor	C_Aux_Source	75		200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75		200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort[™] Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C_Aux_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C_ML_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 1.0 14 July 2016 15 / 46



4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

											Sign	al							
	Color			Re						Gre						Bl			
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 1.0 14 July 2016 16 / 46



4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Refresh rate 60Hz


Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	152.08	152.84	153.6	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
Vertical Active Blanking Period		TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	-
Horizontal Active Display Period		THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

Refresh rate 48Hz (Power Saving Mode)

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	121.66	122.27	122.88	MHz	(1)
	Vertical Total Time	TV	1128	1132	1136	TH	(1)
	Vertical Active Display Period		1080	1080	1080	TH	(1)
DE Vertical Active Blanking Period		TVB	TV-TVD	52	TV-TVD	TH	(1)
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	(1)
Horizontal Active Display Period		THD	1920	1920	1920	Tc	(1)
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	(1)

Note (1) The panel can operate at 60Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 60Hz refresh rate. We can only assure the panel's electrical function at power saving mode.


INPUT SIGNAL TIMING DIAGRAM



Version 1.0 14 July 2016 17 / 46



4.6 POWER ON/OFF SEQUENCE



Version 1.0 14 July 2016 18 / 46



Timing Specifications

Parameter	Description	Reqd. By	Va Min	lue Max	Unit	Notes
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-

Version 1.0 14 July 2016 19 / 46



群創光電 PRODUCT SPECIFICATION

		_			1	I
t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t _C	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t _D	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t _E	Delay from LED dimming signal to LED enable signal	Source	0	ı	ms	-
t _F	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on. Before LCD_VCCS and LED_VCCS are ready, it is recommended to pull down the backlight control signals
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 1.0 14 July 2016 20 / 46



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	На	50±10	%RH				
Supply Voltage	V _{cc}	3.3	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
LED Light Bar Input Current	Ι _L	58.2	mA				

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS


Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		600	800	-	-	(2), (5),(7)
Response Time		T_R		-	14	16	ms	
Response fille		T _F		-	11	14	ms	(3),(7)
Average Luminance of White		Lave		185	220	-	cd/m ²	(4), (6),(7)
	Red	Rx	$\theta_x=0^\circ, \ \theta_Y=0^\circ$		0.590		-	
	Neu	Ry	Viewing Normal Angle		0.350		-	
	Croon				0.330		-	
Color	Green	Gy		Тур –	0.555	Typ +	-	(1) (7)
Chromaticity	Blue	Bx		0.03	0.153	0.03	-	(1),(7)
	blue	Ву			0.119		-	
	White	Wx			0.313		-	
	vviiite	Wy			0.329		-	
	Harizantal	θ_x +		80	89			
Viouring Anglo	Horizontal	θ_{x} -	OD>40	80	89	-	Deg.	(1),(5),
Viewing Angle	\	θ _Y +	CR≥10	80	89	- De		(7)
	Vertical			80	89	-		
White Variation	White Variation		$\theta_x=0^\circ, \ \theta_Y=0^\circ$		1.25	1.4	-	(5),(6), (7)

Version 1.0 14 July 2016 21 / 46



Note (1) Definition of Viewing Angle (θx , θy):





Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Average Luminance of White (L_{AVE}):

Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 1.0 14 July 2016 22 / 46



Note (5) Measurement Setup:


The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.



Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of

Version 1.0 14 July 2016 23 / 46



the specifications after long-term operation will not be warranted.

Note (8) Definition of color gamut (C.G%):


C.G%= RGB/ $R_0 G_0 B_0,*100\%$

 $R_0,\,G_0,\,B_0$: color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 $R_0 \: G_0 \: B_0 \: :$ area of triangle defined by $R_0, \: G_0, \: B_0$

R G B: area of triangle defined by R, G, B



Version 1.0 14 July 2016 24 / 46



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	() ()
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Version 1.0 14 July 2016 **25 / 46**




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N140HCA-EBA
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL logo: XXXX especially stands for panel manufactured by INNOLUX China satisfying UL requirement.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



7.3 CARTON

(1)Box Dimensions : 435(L)*350(W)*275(H) (2)20 Modules/Carton




Figure. 7-2 Packing method

Version 1.0 14 July 2016 27 / 46



群創光電 PRODUCT SPECIFICATION

7.4 PALLET

Sea & Land Transportation

Air Transportation




Figure. 7-3 Packing method

Version 1.0 14 July 2016 28 / 46



7.5 UN-PACKAGING METHOD




Figure. 7-4 un-packing method

Version 1.0 14 July 2016 29 / 46



群創光電 PRODUCT SPECIFICATION

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.

Version 1.0 14 July 2016 30 / 46



Appendix. EDID DATA STRUCTURE


The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.


TBD

Version 1.0 14 July 2016 31 / 46




Appendix. OUTLINE DRAWING






Version 1.0 14 July 2016 32 / 46







DRIVER IC, FPC, AND TCON LOCATIONS SEE NOTES FOR EXPLANATION

NOTES :

- IN ORDER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN OBJECTS OVER FPC/COF, T-CON AND VR LOCATIONS.
- 2. EDP CONNECTOR IS MEASURED AT PIN1 AND ITS MATING LINE.
- £3, M□DULE FLATNESS SPEC 0.5 mm MAX.
 - 4. "()" MARKS THE REFERENCE DIMENSION.

Version 1.0 14 July 2016 33 / 46




Note. Dimensions measuring instruments as below,

Length/ Width/Thickness : Caliper


2. Height : Height gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE




Version 1.0 14 July 2016 34 / 46





Version 1.0 14 July 2016 35 / 46






Version 1.0 14 July 2016 36 / 46

Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer






Version 1.0 14 July 2016 37 / 46



test, sharp edge design in keyboard surface may damage panel during the test. We suggest to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface. 11 Screw boss height design Screw LCD Backlight Screw boss System rear-cover Panel rear-cover Screw LCD Backlight Screw boss System Panel rear-cover rear-cover Definition Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur. Assembly SOP examination for system front-cover with Hook design 12 Assembly Pressure System front-cover Hook LCD Backlight System rear-cover Assembly Pressure Definition To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel. Assembly SOP examination for system front-cover with Double tape design 13 Assembly Force System front-cover Double tape LCD Backlight System rear-cover Flat surface stage To prevent panel crack during system front-cover assembly process with double tape Definition design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the Version 1.0 38 / 46


14 July 2016






Version 1.0 14 July 2016 39 / 46





Version 1.0 14 July 2016 40 / 46





Appendix. LCD MODULE HANDLING MANUAL

Purpose	 This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure. This manual provides guide in unpacking and handling steps. Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.
1.	Unpacking

Version 1.0 14 July 2016 41 / 46





Finger Slot

Use slots at both sides for finger insertion. Handle panel upward with care.

3. Do and Don't

Version 1.0 42 / 46 14 July 2016



Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.




Handle at PCBA side.



Don't:

Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



Put foreign stuff under panel



Version 1.0 14 July 2016 43 / 46



Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

Twist panel.



Version 1.0 14 July 2016 44 / 46



Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

Remove panel protector film starts from pull tape



Don't:

 Remove panel protector film From film another side.



Version 1.0 14 July 2016 45 / 46



群創光電 PRODUCT SPECIFICATION

Don't:

- Touch or Press PCBA Area.





Version 1.0 14 July 2016 46 / 46