

(V) Preliminary Specifications() Final Specifications

| Module 13.3"(13.26") FHD 16:9 Color TFT-LCD with LED Backlight design | |
|---|----------------------|
| Model Name | B133HAN02.7 (H/W:0A) |
| Note (| |

| Customer | Date | | | |
|---|------|--|--|--|
| Checked & Approved by | Date | | | |
| Note: This Specification is subject to change without notice. | | | | |

| Approved by | Date | | | |
|--|-------------------|--|--|--|
| <u>Marcus Yen</u> | 2015/06/23 | | | |
| Prepared by | Date | | | |
| <u>Katrina Chen</u> | <u>2015/06/23</u> | | | |
| NBBU Marketing Division AU Optronics corporation | | | | |

Contents

| | Handling Precautions | |
|--------------|--|----|
| | General Description | |
| | 2.1 General Specification | |
| | 2.2 Optical Characteristics | |
| | Functional Block Diagram | |
| 4. / | Absolute Maximum Ratings | 11 |
| ۷ | 4.1 Absolute Ratings of TFT LCD Module | 11 |
| | 4.2 Absolute Ratings of Environment | |
| 5 . I | Electrical Characteristics | 12 |
| 4 | 5.1 TFT LCD Module | 12 |
| 5 | 5.2 Backlight Unit | |
| 6. 9 | Signal Interface Characteristic | 16 |
| 6 | 6.1 Pixel Format Image | 16 |
| 6 | 6.2 Integration Interface Requirement | 17 |
| 6 | 6.3 Interface Timing | 19 |
| 6 | 6.4 Power ON/OFF Sequence | 20 |
| 7. I | Panel Reliability Test | 23 |
| 7 | 7.1 Vibration Test | 23 |
| 7 | 7.2 Shock Test | 23 |
| 7 | 7.3 Reliability Test | 23 |
| 8. I | Mechanical Characteristics | 24 |
| 8 | 8.1 LCM Outline Dimension | 24 |
| 9. 9 | Shipping and Package | 26 |
| | 9.1 Shipping Label Format | |
| ç | 9.2 Carton Package | 26 |
| Ģ | 9.3 Shipping Package of Palletizing Sequence | 27 |
| 10. | . Appendix: EDID Description | 28 |



Product Specification AU OPTRONICS CORPORATION

Record of Revision

| Ver | sion and Date | Page | Old description | New Description | Remark |
|-----|---------------|------|----------------------------|-----------------|--------|
| 0.1 | 2015/03/03 | All | First edition for customer | | |
| 0.2 | 2015/06/23 | 25 | Update drawing | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B133HAN02.7 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262K colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B133HAN02.7 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

| Items | Unit | Specifications | | | | |
|---|----------------------|--|---------------|--------|--------|--|
| Screen Diagonal | [mm] | 336.71 | | | | |
| Active Area | [mm] | 293.472 X 165.078 | | | | |
| Pixels H x V | | 1920x 3(RGB) x 1 | 080 | | | |
| Pixel Pitch | [mm] | 0.15285X0.15285 | ; | | | |
| Pixel Format | | R.G.B. Vertical St | ripe | | | |
| Display Mode | | Normally Black | | | | |
| White Luminance (ILED=23mA) (Note: ILED is LED current) | [cd/m ²] | 330 typ. (5 points 280 min. (5 points | | | | |
| Luminance Uniformity | | 1.25 max. (5 points) | | | | |
| Contrast Ratio | | 700 typ | | | | |
| Response Time | [ms] | 25 typ / 35 Max | | | | |
| Nominal Input Voltage VDD | [Volt] | +3.3 typ | | | | |
| Power Consumption | [Watt] | 5.3W max. (Include | e Logic and I | BLU) | | |
| Weight | [Grams] | 230max | | | | |
| Physical Size | | | Min. | Тур. | Max. | |
| | [mm] | Length | 304.85 | 305.35 | 305.55 | |
| | [] | Width (w/o FPCa) | 194.1 | 194.6 | 195.1 | |
| | | Thickness 2.6 | | | | |
| Electrical Interface | | eDP 1.2 (2 Lane) (without PSR) | | | | |
| Glass Thickness | [mm] | 0.3 | | | | |
| Surface Treatment | | Anti-Glare, Hardness 3H | | | | |
| Support Color | | 262K colors (RG | B 6-bit) | | | |



| Temperature Range Operating Storage (Non-Operating) | [°C] [°C] | 0 to +50 -20 to +60 |
|---|--------------|------------------------|
| RoHS Compliance | | RoHS Compliance |


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


| Item | | Symbol | Conditions | Min. | Тур. | Max. | Unit | Note |
|---------------------------|----------|--------------------------|--------------------------------------|----------|----------|-------|-------------------|----------|
| White Luminance ILED=21mA | | | 5 points average | 280 | 330 | • | cd/m ² | 1, 4, 5. |
| Viewing Angle | | heta R $	heta$ L | Horizontal (Right) CR = 10 (Left) | 80 80 | 85 85 | 1 1 | degree | |
| viewing Ai | igie | ψ н ψ ∟ | Vertical (Upper) CR = 10 (Lower) | 80 80 | 85 85 | | | 4, 9 |
| Luminan Uniformi | | δ _{5P} | 5 Points | - | - | 1.25 | | 1, 3, 4 |
| Luminance Uniformity | | δ _{13P} | 13 Points | _ | - | 1.66 | | 2, 3, 4 |
| Contrast R | atio | CR | | 500 | 700 | - | | 4, 6 |
| Cross ta | lk | % | | | | 4 | | 4, 7 |
| Response | Time | T _{RT} | Rising + Falling | - | 25 | 35 | msec | 4, 8 |
| | Red | Rx | | 0.605 | 0.635 | 0.665 | | |
| | neu | Ry | | 0.305 | 0.335 | 0.365 | | |
| | Green | Gx | | 0.270 | 0.300 | 0.330 | | |
| Color / Chromaticity | arcen | Gy | | 0.572 | 0.602 | 0.632 | | |
| Coodinates | | Вх | CIE 1931 | 0.115 | 0.145 | 0.175 | | 4 |
| | Blue | Ву | | 0.025 | 0.055 | 0.085 | | |
| | \\/\b:+- | Wx | | 0.283 | 0.313 | 0.343 | | |
| | White | Wy | | 0.299 | 0.329 | 0.359 | | |
| NTSC | | % | | - | 72 | - | | |

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)




Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

| S _ | | Maximum Brightness of five points |
|-------|-----|---------------------------------------|
| δ w5 | = ` | Minimum Brightness of five points |
| 2 | | Maximum Brightness of thirteen points |
| δ w13 | = ' | Minimum Brightness of thirteen points |



AU OPTRONICS CORPORATION

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L) :

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Note 7 : Definition of Cross Talk (CT) $CT = |\ Y_B - Y_A\ |\ /\ Y_A \times \ 100 \ (\%)$ Where

 $Y_A =$ Luminance of measured location without gray level 0 pattern (cd/m₂)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION




Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

| Item | Symbol | Min | Max | Unit | Conditions |
|-------------------------|--------|------|-----|--------|------------|
| Logic/LCD Drive Voltage | Vin | -0.3 | 4.0 | [Volt] | Note 1,2 |

4.2 Absolute Ratings of Environment


| Item | Symbol | Min | Max | Unit | Conditions |
|-----------------------|--------|-----|-----|-------|------------|
| Operating Temperature | TOP | 0 | +50 | [°C] | Note 4 |
| Operation Humidity | HOP | 5 | 95 | [%RH] | Note 4 |
| Storage Temperature | TST | -20 | +60 | [°C] | Note 4 |
| Storage Humidity | HST | 5 | 95 | [%RH] | Note 4 |

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification


Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

| Symble | Parameter | Min | Тур | Max | Units | Note |
|--------|--|-----|-----|------|-------------|--------|
| VDD | Logic/LCD Drive Voltage | 3.0 | 3.3 | 3.6 | [Volt] | |
| PDD | VDD Power | _ | - | 1.2 | [Watt] | Note 1 |
| IDD | IDD Current | - | | 320 | [mA] | Note 1 |
| IRush | Inrush Current | - | - | 2000 | [mA] | Note 2 |
| VDDrp | Allowable Logic/LCD Drive Ripple Voltage | - | ı | 100 | [mV] p-p | |

Note 1: Maximum Measurement Condition: White Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{white})

Note 2: Measure Condition






Vin rising time

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




| | Display port main link | | | | | | | | |
|----------------------|--|-----|-----|------|------|--|--|--|--|
| | | Min | Тур | Max | unit | | | | |
| VCM | RX input DC Common Mode Voltage | | 0 | | V | | | | |
| VDiff _{P-P} | Peak-to-peak Voltage at a receiving Device | 100 | | 1320 | mV | | | | |

Follow as VESA display port standard V1.2



AU OPTRONICS CORPORATION

Display Port AUX_CH signal:



| | Display port AUX_CH | | | | | | | | |
|----------------------|--|-----|-----|-----|------|--|--|--|--|
| | | Min | Тур | Max | unit | | | | |
| VCM | AUX DC Common Mode Voltage | | 0 | | ٧ | | | | |
| VDiff _{P-P} | AUX Peak-to-peak Voltage at a receiving Device | 0.4 | 0.6 | 0.8 | V | | | | |

Follow as VESA display port standard V1.2

Display Port VHPD signal:

| Display port VHPD | | | | | | | | |
|-------------------|-------------|------|-----|-----|------|--|--|--|
| | | Min | Тур | Max | unit | | | |
| VHPD | HPD Voltage | 2.25 | | 3.6 | V | | | |

Follow as VESA display port standard V1.2



Product Specification AU OPTRONICS CORPORATION

5.2 Backlight Unit

5.2.1 LED characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Condition |
|-----------------------------|--------|-------|-----|-----|--------|---|
| Backlight Power Consumption | PLED | - | - | 4.1 | [Watt] | (Ta=25℃), Note 1 Vin =12V |
| LED Life-Time | N/A | 15000 | - | - | Hour | (Ta=25℃), Note 2 I _F =23 mA |

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

| Parameter | Symbol | Min | Тур | Max | Units | Remark |
|--------------------------------|---------|----------------|------|------|--------|------------------------|
| LED Power Supply | VLED | 5.0 *Note 2 | 12.0 | 21.0 | [Volt] | |
| LED Enable Input High Level | | 2.2 | - | 5.5 | [Volt] | |
| LED Enable Input Low Level | VLED_EN | - | - | 0.6 | [Volt] | |
| PWM Logic Input High Level | | 2.2 | - | 5.5 | [Volt] | Define as |
| PWM Logic Input Low Level | VPWM_EN | - | - | 0.6 | [Volt] | Connector |
| PWM Input Frequency | FPWM | 200 | 1K | 10K | Hz | Interface (Ta=25°€) |
| PWM Duty Ratio | Duty | 1 *Note 3 | | 100 | % | (12 20 0) |

Note 1: Recommend system pull up/down resistor no bigger than 10KOhm

Note 2: measured in panel VIN

Note 3: If the PWM duty ratio(min) is set between 5% to 1%, the PWM input frequency should be set below 1KHz. The brightness-duty characteristic might not be able to keep in it's linearity if the dimming control is operated in 1% to 5% range.

6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

| | 1 | | | | | | 1 | 920 |) |
|-------------|-------|-------|---|---|----------|---|---|-----|---|
| 1st Line | R G B | R G B | | R | G | В | R | G E | 3 |
| | 1 | | • | | | | | | |
| | | | · | | • | | | 1 | |
| | | | | | • | | | | |
| | | | | | | | | | |
| | | | | | • | | | | |
| | ' | ' | ' | | <u>'</u> | | | | |
| 1080th Line | R G B | R G B | | R | G | В | R | G E | 3 |

6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

| Connector Name / Designation | For Signal Connector | | | | |
|------------------------------|-----------------------------------|--|--|--|--|
| Manufacturer | Hirose or compatible | | | | |
| Type / Part Number | KN38A-30S-0.5H(800) or compatible | | | | |
| Mating Housing/Part Number | I-PEX 20453-030T-01 or compatible | | | | |

6.2.2 Pin Assignment (2 Lane)


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

Pin assignment of Base panel is as below.

| Pin | Signal Name | Description |
|-----|---------------|-------------------------------------|
| 1 | NC | NC |
| 2 | H_GND | High Speed Ground |
| 3 | Lane1_N | Complement Signal Link Lane 1 |
| 4 | Lane1_P | True Signal Link Lane 1 |
| 5 | H_GND | High Speed Ground |
| 6 | Lane0_N | Complement Signal Link Lane 0 |
| 7 | Lane0_P | True Signal Link Lane 0 |
| 8 | H_GND | High Speed Ground |
| 9 | AUX_CH_P | True Signal Auxiliary Channel |
| 10 | AUX_CH_N | Complement Signal Auxiliary Channel |
| 11 | H_GND | High Speed Ground |
| 12 | LCD_VCC | LCD logic and driver power |
| 13 | LCD_VCC | LCD logic and driver power |
| 14 | LCD_Self_Test | LCD Panel Self Test |
| 15 | LCD_GND | LCD logic and driver ground |
| 16 | LCD_GND | LCD logic and driver ground |
| 17 | HPD | HPD signal pin |
| 18 | BL_GND | Backlight ground |
| 19 | BL_GND | Backlight ground |




| 20 | BL GND | Backlight ground |
|----|-------------|-------------------------------------|
| 21 | BL GND | Backlight ground |
| 22 | BL ENABLE | Backlight On/Off |
| 23 | BL_PWM_DIM | System PWM signal input for dimming |
| 24 | NC-Reserved | Reserved |
| 25 | NC-Reserved | Reserved |
| 26 | BL_PWR | Backlight power |
| 27 | BL_PWR | Backlight power |
| 28 | BL_PWR | Backlight power |
| 29 | BL_PWR | Backlight power |
| 30 | NC | NC |



Note1: Start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





AU OPTRONICS CORPORATION

6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

| Parameter | | Symbol | Min. | Тур. | Max. | Unit |
|-----------------------|----------|-----------------------|------|----------|--------|--------------------|
| Frame Rate | | - | | 60 | - | Hz |
| Clock frequency | | 1/ T _{Clock} | 66.6 | 72 | 80 | MHz |
| | Period | T _V | 1090 | 1116 | 1080+A | |
| Vertical | Active | T _{VD} | | T_Line | | |
| Section | Blanking | T _{VB} | 10 | 36 | Α | |
| | Period | T _H | 1000 | 1052 | 960+B | |
| Horizontal Section | Active | T _{HD} | | 960 | | T _{Clock} |
| | Blanking | T HB | 40 | 92 | В | |


Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1920+B)*(1080+A)*60 < 149.1 MHz

AU OPTRONICS CORPORATION


6.4 Power ON/OFF Sequence

Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

| Timing | Description | Reqd. by | Limits | | | Notes |
|-----------|--|----------|--------|------|-------|--|
| parameter | | | Min. | Тур. | Max. | - Notes |
| T1 | power rail rise time, 10% to 90% | source | 0.5ms | | 10ms | |
| Т2 | delay from LCDVDD to black video generation | sink | 0ms | | 200ms | prevents display noise until valid video data is received from the source |
| Т3 | delay from LCDVDD to HPD high | sink | 0ms | | 200ms | sink AUX_CH must be operational upon HPB high. |
| T4 | delay from HPD high to link training initialization | source | | | | allows for source to read link capability and initialize. |
| Т5 | link training duration | source | | | | dependant on source link to read training protocol. |
| т6 | link idle | source | | | | Min accounts for required BS-Idle pattern. Max allows for source frame synchronization. |
| T7 | delay from valid video data from source to video on display | sink | 0ms | | 50ms | max allows sink validate video data and timing. |
| Т8 | delay from valid video data from source to backlight enable | source | | | | source must assure display video is stable. |
| Т9 | delay from backlight disable to end of valid video data | source | | | | source must assure backlight is no longer illuminated. |
| T18 | delay from end of valid video data from source to power off | source | 0ms | | 500ms | |
| T11 | power rail fall time, 905 to 10% | source | | | 10ms | |
| T12 | power off time | source | 150ms | | | |


- **Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
 - -upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
 - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- **Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- **Note 3:** The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

B133HAN02.7 <u>Document Version : 0.2</u> 21 of 30



Product Specification AU OPTRONICS CORPORATION

Display Port panel B/L power sequence timing parameter:



Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current I²t is under typical melt of fuse Spec. , there is no mentioned problem.

THE PARTY OF THE P



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

• Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

| Items | Required Condition | Note |
|-------------------------------|--|--------|
| Temperature Humidity Bias | Ta= 40℃, 90%RH, 300h | |
| High Temperature Operation | Ta= 50℃, Dry, 300h | |
| Low Temperature Operation | Ta= 0℃, 300h | |
| High Temperature Storage | Ta= 60℃, 35%RH, 300h | |
| Low Temperature Storage | Ta= -20℃, 50%RH, 250h | |
| Thermal Shock Test | Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles | |
| ESD | Contact : ±8 KV Air : ±15 KV | Note 1 |

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




Product Specification AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension

8.1.1 Standard Front View






Product Specification AU OPTRONICS CORPORATION

8.1.2 Standard Rear View & Key components remark and remind

Prevention damage the IC, connector, Capacitor...., we recommend your design (Ex: cable, rib, hardness parts) far away those section those have remarked at this drawing.



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



AU OPTRONICS CORPORATION

9. Shipping and Package

9.1 Shipping Label Format



Manufactured 13/48 Model No: B133HAN02.7 AU Optronics

Made in China (S01)


H/W: 0A F/W:1








9.2 Carton Package





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

| Address | FUNCTION | Value | Value | Value |
|---------|---|-------|----------|-------|
| HEX | | HEX | BIN | DEC |
| 00 | Header | 00 | 00000000 | 0 |
| 01 | | FF | 11111111 | 255 |
| 02 | | FF | 11111111 | 255 |
| 03 | | FF | 11111111 | 255 |
| 04 | | FF | 11111111 | 255 |
| 05 | | FF | 11111111 | 255 |
| 06 | | FF | 11111111 | 255 |
| 07 | | 00 | 00000000 | 0 |
| 08 | EISA Manuf. Code LSB | 06 | 00000110 | 6 |
| 09 | Compressed ASCII | AF | 10101111 | 175 |
| 0A | Product Code | 2D | 00101101 | 45 |
| 0B | hex, LSB first | 27 | 00100111 | 39 |
| 0C | 32-bit ser # | 00 | 00000000 | 0 |
| 0D | | 00 | 00000000 | 0 |
| 0E | | 00 | 00000000 | 0 |
| 0F | | 00 | 00000000 | 0 |
| 10 | Week of manufacture | 10 | 00010000 | 16 |
| 11 | Year of manufacture | 19 | 00011001 | 25 |
| 12 | EDID Structure Ver. | 01 | 0000001 | 1 |
| 13 | EDID revision # | 04 | 00000100 | 4 |
| 14 | Video input def. (digital I/P, non-TMDS, CRGB) | 95 | 10010101 | 149 |
| 15 | Max H image size (rounded to cm) | 1D | 00011101 | 29 |
| 16 | Max V image size (rounded to cm) | 11 | 00010001 | 17 |
| 17 | Display Gamma (=(gamma*100)-100) | 78 | 01111000 | 120 |
| 18 | Feature support (no DPMS, Active OFF, RGB, tmg Blk#1) | 02 | 00000010 | 2 |
| 19 | Red/green low bits (Lower 2:2:2:2 bits) | BC | 10111100 | 188 |
| 1A | Blue/white low bits (Lower 2:2:2:2 bits) | 05 | 00000101 | 5 |
| 1B | Red x (Upper 8 bits) | A2 | 10100010 | 162 |
| 1C | Red y/ highER 8 bits | 55 | 01010101 | 85 |
| 1D | Green x | 4C | 01001100 | 76 |
| 1E | Green y | 9A | 10011010 | 154 |
| 1F | Blue x | 25 | 00100101 | 37 |
| 20 | Blue y | 0E | 00001110 | 14 |
| 21 | White x | 50 | 01010000 | 80 |
| 22 | White y | 54 | 01010100 | 84 |
| 23 | Established timing 1 | 00 | 00000000 | 0 |
| 24 | Established timing 2 | 00 | 00000000 | 0 |
| 25 | Established timing 3 | 00 | 00000000 | 0 |
| 26 | Standard timing #1 | 01 | 00000001 | 1 |
| 27 | | 01 | 0000001 | 1 |
| 28 | Standard timing #2 | 01 | 0000001 | 1 |



| | AU OF TROMICS CORPOR | | 1 1 | |
|----|--|----|----------|----------|
| 29 | | 01 | 00000001 | <u> </u> |
| 2A | Standard timing #3 | 01 | 0000001 | <u> </u> |
| 2B | | 01 | 0000001 | 1 |
| 2C | Standard timing #4 | 01 | 00000001 | 1 |
| 2D | | 01 | 0000001 | 1 |
| 2E | Standard timing #5 | 01 | 0000001 | 1 |
| 2F | | 01 | 00000001 | 1 |
| 30 | Standard timing #6 | 01 | 0000001 | 1 |
| 31 | | 01 | 00000001 | 1 |
| 32 | Standard timing #7 | 01 | 0000001 | 1 |
| 33 | | 01 | 00000001 | 1 |
| 34 | Standard timing #8 | 01 | 00000001 | 1 |
| 35 | | 01 | 00000001 | 11 |
| 36 | Pixel Clock/10000 LSB | 14 | 00010100 | 20 |
| 37 | Pixel Clock/10000 USB | 37 | 00110111 | 55 |
| 38 | Horz active Lower 8bits | 80 | 10000000 | 128 |
| 39 | Horz blanking Lower 8bits | B8 | 10111000 | 184 |
| 3A | HorzAct:HorzBlnk Upper 4:4 bits | 70 | 01110000 | 112 |
| 3B | Vertical Active Lower 8bits | 38 | 00111000 | 56 |
| 3C | Vertical Blanking Lower 8bits | 24 | 00100100 | 36 |
| 3D | Vert Act : Vertical Blanking (upper 4:4 bit) | 40 | 01000000 | 64 |
| 3E | HorzSync. Offset | 10 | 00010000 | 16 |
| 3F | HorzSync.Width | 10 | 00010000 | 16 |
| 40 | VertSync.Offset : VertSync.Width | 3E | 00111110 | 62 |
| 41 | Horz‖ Sync Offset/Width Upper 2bits | 00 | 00000000 | 0 |
| 42 | Horizontal Image Size Lower 8bits | 25 | 00100101 | 37 |
| 43 | Vertical Image Size Lower 8bits | A5 | 10100101 | 165 |
| 44 | Horizontal & Vertical Image Size (upper 4:4 bits) | 10 | 00010000 | 16 |
| 45 | Horizontal Border (zero for internal LCD) | 00 | 00000000 | 0 |
| 46 | Vertical Border (zero for internal LCD) | 00 | 00000000 | 0 |
| 47 | Signal (non-intr, norm, no stero, sep sync, neg pol) | 18 | 00011000 | 24 |
| 48 | Pixel Clock/10,000 (LSB) | B8 | 10111000 | 184 |
| 49 | Pixel Clock/10,000 (MSB) | 24 | 00100100 | 36 |
| 4A | Horizontal Addressable Pixels, lower 8 bits | 80 | 10000000 | 128 |
| 4B | Horizontal Blanking Pixels, lower 8 bits | B8 | 10111000 | 184 |
| 4C | H Pixels, upper nibble : H Blanking, upper nibble | 70 | 01110000 | 112 |
| 4D | Vertical Addressable Lines, lower 8 bits | 38 | 00111000 | 56 |
| 4E | Vertical Blanking Lines, lower 8 bits | 24 | 00100100 | 36 |
| 4F | V lines, upper nibble : V blanking, upper nibble | 40 | 01000000 | 64 |
| 50 | Horizontal Front Porch, lower 8 bits | 10 | 00010000 | 16 |
| 51 | Horizontal Sync Pulse, lower 8 bits | 10 | 00010000 | 16 |
| 52 | V Front Porch, lower nibble : V Sync Pulse, lower nibble | 3E | 00111110 | 62 |
| 53 | VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits | 00 | 00000000 | 0 |
| 54 | Horizontal Image Size in mm, lower 8 bits | 25 | 00100101 | 37 |
| 55 | Vertical Image Size in mm, lower 8 bits | A5 | 10100101 | 165 |
| 56 | H Image Size, upper nibble : V Image Size, upper nibble | 10 | 00010000 | 16 |
| 57 | Horizontal Border | 00 | 00000000 | 0 |



| 58 | Vertical Border | 00 | 00000000 | 0 |
|----|---|------|----------|-----|
| 59 | Bit Encode Sync Information | 18 | 00011000 | 24 |
| 5A | DC | 00 | 00000000 | 0 |
| 5B | HTOTAL | 00 | 00000000 | 0 |
| 5C | НА | 00 | 00000000 | 0 |
| 5D | HBL | 00 | 00000000 | 0 |
| 5E | HFP | 00 | 00000000 | 0 |
| 5F | HFPe | 00 | 00000000 | 0 |
| 60 | НВР | 00 | 00000000 | 0 |
| 61 | НВ | 00 | 00000000 | 0 |
| 62 | HSO | 00 | 00000000 | 0 |
| 63 | HS | 00 | 00000000 | 0 |
| 64 | VTOTAL | 00 | 00000000 | 0 |
| 65 | VA | 00 | 00000000 | 0 |
| 66 | VBL | 00 | 00000000 | 0 |
| 67 | VFP | 00 | 00000000 | 0 |
| 68 | VBP | 00 | 00000000 | 0 |
| 69 | VB | 00 | 00000000 | 0 |
| 6A | VSO | . 00 | 00000000 | 0 |
| 6B | VS | 00 | 00000000 | 0 |
| 6C | Detail Timing Description #4 | 00 | 00000000 | 0 |
| 6D | Flag | 00 | 00000000 | 0 |
| 6E | Reserved | 00 | 00000000 | 0 |
| 6F | For Brightness Table and Power Consumption | 02 | 00000010 | 2 |
| 70 | Flag | 00 | 00000000 | 0 |
| 71 | PWM % [7:0] @ Step 0 | 12 | 00010010 | 18 |
| 72 | PWM % [7:0] @ Step 5 | 30 | 00110000 | 48 |
| 73 | PWM % [7:0] @ Step 10 | FF | 11111111 | 255 |
| 74 | Nits [7:0] @ Step 0 | 10 | 00010000 | 16 |
| 75 | Nits [7:0] @ Step 5 | 3C | 00111100 | 60 |
| 76 | Nits [7:0] @ Step 10 | A5 | 10100101 | 165 |
| 77 | Panel Electronics Power @ 32x32 Chess Pattern = | 15 | 00010101 | 21 |
| 78 | Backlight Power @ 60 nits = | 11 | 00010001 | 17 |
| 79 | Backlight Power @ Step 10 = | 29 | 00101001 | 41 |
| 7A | Nits @ 100% PWM Duty = | A5 | 10100101 | 165 |
| 7B | Flag | 20 | 00100000 | 32 |
| 7C | Flag | 20 | 00100000 | 32 |
| 7D | Flag | 20 | 00100000 | 32 |
| 7E | Extension Flag | 00 | 00000000 | 0 |
| 7F | Checksum | 36 | 00110110 | 54 |