

()	Preliminary Specifications
(V) Final Specifications

Module	14.0" HD Color TFT-LCD with LED Backlight design			
Model Name	B140XW01 V3			
Note (🗭)	LED Backlight with driving circuit design			

Customer Date	Approved by Date
	<u>Ivygp Lee</u> <u>3/11/2009</u>
Checked & Date Approved by	Prepared by
	Shihteng Huang 3/11/2009
Note: This Specification is subject to change without notice.	NBBU Marketing Division / AU Optronics corporation



Contents

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	12
	4.2 Absolute Ratings of Environment	12
5.	. Electrical characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	15
6.	. Signal Characteristic	16
	6.1 Pixel Format Image	16
	6.2 The input data format	17
	6.3 Integration Interface and Pin Assignment	18
	6.4 Interface Timing	21
7 .	. Connector Description	24
	7.1 TFT LCD Module	24
8.	. LED Driving Specification	25
	8.1 Connector Description	25
	8.2 Pin Assignment	25
9.	. Vibration and Shock Test	26
	9.1 Vibration Test	26
	9.2 Shock Test Spec:	26
10	0. Reliability	27
11	1. Mechanical Characteristics	28
	11.1 LCM Outline Dimension	28
	11.2 Screw Hole Depth and Center Position	30
12	2. Shipping and Package	31
	12.1 Shipping Label Format	31
	12.2 Carton package	32
	12.3 Shipping package of palletizing sequence	33
13	3. Appendix: EDID description	



Record of Revision

Vei	Version and Date Page		Old description	New Description	Rema rk
0.1	2008/10/20	All	First Edition for Customer		
0.2	2008/11/20	18	Modify LVDS pin1, pin34 description.	Pin1, pin34 for N.C.	
0.3	2009/01/06	6	Update chromaticity data		
0.4	2009/02/10	6	Modify chromaticity date By:0.58 (typ), Gy: 0.12 (typ)	By: 0.57 (typ), Gy:0.11 (typ)	
0.5	2009/02/17	15	LED driving input voltage : 7V(min)	6V (min)	
		18	LED driving input voltage: 7V~21V	6V ~21V	
1.0	2009/03/11	1	Preliminary specification.	Final specification.	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



2. General Description

B140XW01 V3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the HD (1366(H) x 768(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B140XW01 V3 is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit		Specifi	cations		
Screen Diagonal	[mm]	354.95 (14.0W")				
Active Area	[mm]	309.40 X 173.95				
Pixels H x V		1366x3(RGB) x 768				
Pixel Pitch	[mm]	0.2265X0.2	2265			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally W	/hite			
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m ²]	200 typ. (5 points average) 170 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		400 typ				
Response Time	[ms]	8 typ / 12 N	1ax			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	4.8 max. (Ir	nclude Logic	and Blu po	wer)	
Weight	[Grams]	350 max.				
Physical Size without inverter,	[mm]		Min.	Тур.	Max.	
bracket.		Length		323.5	324	
		Width 192 192.5			192.5	
		Thickness 5.2				
Electrical Interface		1 channel LVDS				
Surface Treatment		AG				
Support Color		262K colors	s (RGB 6-bi	t)		



Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item			Conditions	Min.	•	Mov	Unit	Note
		Symbol		win.	Тур.	Max.		
	White Luminance ILED=20mA		5 points average	170	200	-	cd/m	1, 4, 5.
		θR	Horizontal (Right)	40	45	-	degre	
Viewing A	nale	θ∟	CR = 10 (Left)	40	45	-	е	4, 9
, , , , , , , , , , , , , , , , , , ,	viewing Angle		Vertical (Upper)	10	15	-		4, 9
		Ψι	CR = 10 (Lower)	30	35	-		
Luminan Uniformi		δ _{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ _{13P}	13 Points	-	1	1.50		2, 3, 4
Contrast R	Contrast Ratio			300	400	-		4, 6
Cross ta	Cross talk					4		4, 7
		T _r	Rising	-	ı	-		
Response 7	Гime	T_f	Falling	-	-	-	msec	4, 8
		T _{RT}	Rising + Falling	•	8	12		
	Red	Rx		0.560	0.590	0.620		
	neu	Ry		0.315	0.345	0.375		
	Green	Gx		0.310	0.340	0.370		
Color / Chromaticity	GICCII	Gy		0.540	0.570	0.600		
Coodinates	Blue	Вх	CIE 1931	0.120	0.150	0.180	-	4
	Blue	Ву		0.090	0.120	0.150		
	\\/ a:+-	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


2		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points, $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$

L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6 : Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio ≥ 10 , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


<u> </u>							
Item	Symbol	Min	Max	Unit	Conditions		
Operating Temperature	TOP	0	+50	[°C]	Note 4		
Operation Humidity	HOP	10	90	[%RH]	Note 4		
Storage Temperature	TST	-20	+60	[°C]	Note 4		
Storage Humidity	HST	10	90	[%RH]	Note 4		

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	1.1	1.2	[Watt]	Note 1/2
IDD	IDD Current	-	333	364	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition







5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.


It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Тур	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-		100 *note1	[mV]
Vtl	Differential Input Low Threshold (Vcm=+1.2V)	-100 *note1		-	[mV]
Vcm	Differential Input Common Mode Voltage	0.05	1.2	1.9	[V]

Note: LVDS Signal Waveform

^{*}note1Rxvcm=1.2V





LED Parameter guideline for LED driving selection (Ref. Remark 1)

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Forward Voltage	V _F	2.95	3.2	3.4	[Volt]	(Ta=25°C)
LED Forward Current	I _F		20	20.6	[mA]	(Ta=25°C)
LED Power consumption	P _{LED}		3.07	3.36	[Watt]	(Ta=25°C) Note 1
LED Driving Input Voltage	V_{LED}	6	12	21	[Volt]	
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C)
						I _F =20 mA
						Note 2
Output PWM frequency	F _{PWM}	100	200	20K	Hz	
Duty ratio		5		100	%	

Note 1: Calculator value for reference IF×VF =P

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.



6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									<mark>1</mark> 3	366	5
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
							•						
							1						
		•							•			•	
							•						
							•		•				
		•			•		1		•				
					•		•		•			•	
768 th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 The input data format

RxCLKIN	1	
RxIN0	G0 R5 R4 R3 R2 R1	R0
RxIN1	B1 B0 G5 G4 G3 G2	G1 X
RxIN2	DE VS HS B5 B4 B3	B2

Cianal Nama	Description	
Signal Name	Description (MCD)	Ded aired Dete
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of
R3	Red Data 3	these 6 bits pixel data.
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
	ned-pixer Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of
G3	Green Data 3	these 6 bits pixel data.
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of
B3	Blue Data 3	these 6 bits pixel data.
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	, ,	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and
		DE signals. All pixel data shall be valid at the
		falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel
		data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.




6.3 Integration Interface and Pin Assignment

Pin	Signal	Description
1	NC	No Connection (Reserve)
2	VDD	PowerSupply,3.3V(typical)
3	VDD	PowerSupply,3.3V(typical)
4	VEEDID	DDC 3.3Vpower
5	TEST	PanelSelfTest-BIST
6	CIKEEDID	DDCClock
7	DATAEEDID	DDCData
8	Rin0-	-LVDS differential data input(R0-R5,G0)(oddpixels)
9	Rin0+	+LVDSdifferential data input(R0-R5,G0)(oddpixels)
10	VSS	Ground-Shield
11	Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)(oddpixels)
12	Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)(oddpixels)
13	VSS	Ground-Shield
14	Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)(oddpixels)
15	Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)(oddpixels)
16	VSS	Ground-Shield
17	ClkIN-	-LVDSdifferential clock input(oddpixels)
18	ClkIN+	+LVDSdifferential clock input(oddpixels)
19	VSS	Ground-Shield
20	NC	No Connection (Reserve)
21	NC	No Connection (Reserve)
22	GND	Ground-Shield
23	NC	No Connection (Reserve)
24	NC	No Connection (Reserve)
25	GND	Ground-Shield
26	NC	No Connection (Reserve)
27	NC	No Connection (Reserve)
28	GND	Ground-Shield
29	NC	No Connection (Reserve)
30	NC	No Connection (Reserve)
31	VSSLED	LED Ground
32	VSSLED	LED Ground
33	VSSLED	LED Ground
34	NC	No Connection (Reserve)
35	PWM	System PWM Signal Input
36	LED_EN	LED enable pin(+3V Input)
37	NC	No Connection (Reserve)
38	VLED	LED Power Supply 6V-21V
39	VLED	LED Power Supply 6V-21V
40	VLED	LED Power Supply 6V-21V



AU OPTRONICS CORPORATION

Note1: Start from right side




Note2: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

internal circuit of LVDS inputs are as following.

The module uses a 1000hm resistor between positive and negative data lines of each receiver input





AU OPTRONICS CORPORATION

6.4 Interface Timing


6.4.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parar	Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	-	60	-	Hz
Clock from	Clock frequency		65	72	85	MHz
	Period	1/ T _{Clock}	776	808	1023	
Vertical	Active	T _{VD}	768			T_Line
Section	Blanking	T _{VB}	8	40	255	
	Period	T _H	1396	1606	2047	
Horizontal	Active	T _{HD}		1366		T_{Clock}
Section	Blanking	T HB	30	240	681	

Note: DE mode only

6.4.2 Timing diagram






AU OPTRONICS CORPORATION

6.5 Power ON/OFF Sequence

VDD power on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off




Power Sequence Timing

Parameter	Min.	Тур.	Max.	Units
T1	0.5	-	10	
T2	0	-	50	
Т3	0	-	50	
T4	400	-	-	ms
Т5	200	-	-	
Т6	200	-	-	
Т7	0	-	10	



AU OPTRONICS CORPORATION

LED on/off sequence is as follows. Interface signals are also shown in the chart.



		Values				
Symbol	Min	Тур	Max	Unit		
T1	10					
T2	10					
Т3	50			ms		
T4	0					
T5	10					

Note: The duty of LED dimming signal should be more than 20% in T2 and T3.



7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX
Type / Part Number	IPEX 20455-040E-12
Mating Housing/Part Number	IPEX 20453-040T-11



8. LED Driving Specification

8.1 Connector Description

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

8.2 Pin Assignment

Ref. to 6.3



9. Vibration and Shock Test

9.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

9.2 Shock Test Spec:

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



10. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 250h	
Thermal Shock Test	Ta=-20°Cto 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
230	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




11. Mechanical Characteristics

11.1 LCM Outline Dimension





AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B140XW01 V3 Document Version: 1.0




11.2 Screw Hole Depth and Center Position

Screw hole minimum depth, from side surface = 2.35 mm (See drawing)

Screw hole center location, from front surface = 3.1 ± 0.2 mm (See drawing)

Screw Torque: Maximum 2.5 kgf-cm





12. Shipping and Package

12.1 Shipping Label Format

Size:90 mm(length) ×35mm(width)





CT:CAPWE016RXXXXX

Manufactured 08/WW Model No: B140XW01 V3 AU Optronics

MADÉ IN CHINA (\$01)

H/W: 0A F/W:1










H/W	Source IC	Gate IC
0А	NOVATEK	NOVATEK



12.2 Carton package

Carton Label: 80mm * 40mm



The outside dimension of carton is 454(L)mm* 376(W)mm* 302(H)mm, carton and cushion weight are 2200g






12.3 Shipping package of palletizing sequence

The outside dimension of Pallet is 114(L)mm* 83(W)mm* 13.8(H)mm

By air: 6 *4 layers, one pallet put 24 boxes, total 600 pcs module.

By sea: 6 *6 layers, one pallet put 36 boxes, total 900 pcs module.





13. Appendix: EDID description B140XW01 V3 EDID Code

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	3C	00111100	60
0B	hex, LSB first	13	00010011	19
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	01	00000001	1
11	Year of manufacture	12	00010010	 18
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	03	00000011	3
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128
15	Max H image size (rounded to cm)	1F	00011111	31
16	Max V image size (rounded to cm)	11	00010101	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10
19	Red/green low bits (Lower 2:2:2:2 bits)	45	01000101	69
1A	Blue/white low bits (Lower 2:2:2:2 bits)	<u>45</u> 25	00100101	37
1B	Red x (Upper 8 bits)	9C	10011100	156
1C	Red y/ highER 8 bits	9C 5B	01011101	91
1D		<u>55</u>	01011011	<u>91</u> 85
1E	Green x	9C	10011100	85 156
1E 1F	Green y Blue x	9C 27		39
			00100111	
20 21	Blue y	19		25
	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	<u> </u>
27		01	00000001	1
		0.4	1 00000001	1
28	Standard timing #2	01 01	00000001	1



		1		
2B		01	00000001	1
2C	Standard timing #4	01	00000001	1
2D		01	0000001	1
2E	Standard timing #5	01	0000001	1
2F	· ·	01	0000001	1
30	Standard timing #6	01	0000001	1
31		01	0000001	1
32	Standard timing #7	01	0000001	1
33	otalia ililigii.	01	0000001	<u>-</u> 1
34	Standard timing #8	01	00000001	 1
35	Standard timing #0	01	00000001	<u>.</u> 1
	Pixel Clock/10000 LSB	12	00010010	' 18
	Pixel Clock/10000 USB	1B	00010010	27
	Horz active Lower 8bits	56		86
	Horz blanking Lower 8bits		01010110	
_		46	01000110	70
	HorzAct:HorzBlnk Upper 4:4 bits Vertical Active Lower 8bits	50	01010000	80
3B	Vertical Blanking Lower 8bits	00	00000000	0
3C		23	00100011	35
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	30	00110000	48
3F	HorzSync.Width	20	00100000	32
40	VertSync.Offset : VertSync.Width	36	00110110	54
41 H	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	35	00110101	53
43	Vertical Image Size Lower 8bits	AD	10101101	173
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A		00	00000000	0
4B		0F	00001111	15
4C		00	00000000	0
4D		00	00000000	0
4E		00	00000000	0
4F		00	00000000	0
50		00	00000000	0
51		00	00000000	0
52		00	00000000	0
53		00	0000000	0
54		00	0000000	0
55 56		00	00000000	0
			00000000	0
57		00	00000000	0
58		00	00000000	0
59		20	00100000	32



5A	Detailed timing/monitor	00	00000000	0
5B	descriptor #3	00	00000000	0
5C		00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	34	00110100	52
74	Manufacture P/N	30	00110000	48
75	Manufacture P/N	58	01011000	88
76	Manufacture P/N	57	01010111	87
77	Manufacture P/N	30	00110000	48
78	Manufacture P/N	31	00110001	49
79	Manufacture P/N	20	00100000	32
7A	Manufacture P/N	56	01010110	86
7B	Manufacture P/N	33	00110011	51
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7F	Checksum	83	10000011	131
			SUM	5632