

- () Preliminary Specifications(V) Final Specifications

Module	13.3"(13.25") HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B133XTF01.3(H/W:0A)
Note	LED Backlight with driving circuit design

Customer Da	ate	Approved by	Date
		Jonken Fan	08/06/2012
Checked & Day Day	ate	Prepared by	Date
		Evonne Chao	08/06/2012
Note: This Specification is subject t without notice.	o change		eting Division es corporation



Contents

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	11
4.2 Absolute Ratings of Environment	11
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	15
6. Signal Interface Characteristic	16
6.1 Pixel Format Image	16
6.2 The Input Data Format	17
6.3 Integration Interface Requirement	18
6.4 Interface Timing	19
6.5 Power ON/OFF Sequence	20
7. Panel Reliability Test	21
7.1 Vibration Test	21
7.2 Shock Test	21
7.3 Reliability Test	21
7.4 System Test	22
8. Mechanical Characteristics	23
8.1 LCM Outline Dimension	23
9. Shipping and Package	24
9.1 Shipping Label Format	24
9.2 Carton Package	24
9.3 Shipping Package of Palletizing Sequence	24
9.4 Handling guide	25
10. Appendix	
10.1 EDID Description	27



Record of Revision

Version and Date Page		Page	Old description	New Description	Remark
0.1	2012/06/28	All	First Edition for Customer		
1.0	2012/08/06	23	8.1 LCM Outline Dimension	Outline dimension update	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B133XTF01.3 s a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B133XTF01.3 s designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	336.6				
Active Area	[mm]	293.42 X 164.97				
Pixels H x V		1366x3(RGB) x 768				
Pixel Pitch	[mm]	0.2148X0.2	2148			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally W	/hite			
White Luminance (ILED=22mA) (Note: ILED is LED current)	[cd/m ²]	240 typ. (5 points average) 200 min. (5 points average)				
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		500 typ				
Response Time	[ms]	8 typ / 16 M	1 ax			
Nominal Input Voltage VDD	[Volt]	3.3V				
Power Consumption	[Watt]	3.0 max. (Ir	nclude Logic	and Blu po	wer)	
Weight	[Grams]	500 (max)				
	[mm]		Min.	Тур.	Max.	
Physical Size		Length	-	322	322.25	
Include hinge up		Width	-	218	218.25	
		Thickness	-	5.1	5.4	
Electrical Interface		1 channel LVDS				
Glass Thickness	[mm]	0.5				
Surface Treatment		Glare, Hardness 3H Reflection 4.3%				
Support Color		262K colors	s (RGB 6-bi	t)		




Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance			5 points average	200	240	-	cd/m ²	1, 4, 5.
		$ heta_{R} hinspace heta_{L}$	Horizontal (Right) CR = 10 (Left)	40 40	45 45	1 1		
Viewing A	igie	Ψн Ψ∟	Vertical (Upper) CR = 10 (Lower)	10 30	15 35	-	degree	4, 9
Luminance Ur	niformity	δ_{5P}	5 Points	-	-	1.25		1, 3, 4
Luminance Ur	iformity	δ _{13P}	13 Points	-	-	1.50		2, 3, 4
Contrast R	Contrast Ratio			400	500	-		4, 6
Cross ta	Cross talk					4		4, 7
Response ⁻	Time	T_{RT}	Rising + Falling	-	8	16	msec	4, 8
	Red	Rx		0.550	0.580	0.610		
	neu	Ry		0.305	0.335	0.365		
	Green	Gx		0.300	0.330	0.360		
Color / Chromaticity	Green	Gy		0.535	0.565	0.595		
Coodinates	Dluc	Bx	CIE 1931	0.125	0.155	0.185		4
	Blue	Ву		0.110	0.140	0.170		
	\\/hita	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance


0		Maximum Brightness of five points
δ w5	= -	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points \cdot $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)

 Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)




AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.





AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 13.3 inches wide Color TFT/LCD 40 Pin one channel Module



4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4


Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2


Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).





Operating Range

Storage Range





5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;

The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	ı	ı	8.0	[Watt]	Note 1
IDD	IDD Current	ı	ı	242	[mA]	Note 1
IRush	Inrush Current	ı	ı	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (P_{max}=V_{3.3} x I_{black})

Note 2: Measure Condition

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.


Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
V _{TH}	Differential Input High Threshold (Vcm=+1.2V)		150	[mV]
V _{TL}	Differential Input Low Threshold (Vcm=+1.2V)	-150	-	[mV]
V _{ID}	Differential Input Voltage	150	600	[mV]
V _{CM}	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform



Single-end Signal





5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.4	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C), Note 2 I _F =22 mA

Note 1: Calculator value for reference $P_{LED} = VF$ (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EIN	-	ı	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level	VPWM_EN	ı	ı	0.6	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	-	20K	Hz	
PWM Duty Ratio	Duty	5		100	%	



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									13	66	5
1st Line	R	G	В	R	G	В		R	G	В	R	G	В
					•		1		·				
		•			•		•		•			•	
							•						
		:					•						
							•					•	
							•						
		•			•		•		•			•	
768th Line	R	G	В	R	G	В		R	G	В	R	G	В



6.2 The Input Data Format

RxCLKIN	
RxIN0	G0 R5 R4 R3 R2 R1 R0
RxIN1	B1 B0 G5 G4 G3 G2 G1
RxIN2	DE VS HS B5 B4 B3 B2

Signal Name	Description	
R5 R4 R3 R2 R1 R0	Red Data 5 (MSB) Red Data 4 Red Data 3 Red Data 2 Red Data 1 Red Data 0 (LSB) Red-pixel Data	Red-pixel Data Each red pixel's brightness data consists of these 6 bits pixel data.
G5 G4 G3 G2 G1 G0	Green Data 5 (MSB) Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) Green-pixel Data	Green-pixel Data Each green pixel's brightness data consists of these 6 bits pixel data.
B5 B4 B3 B2 B1 B0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) Blue-pixel Data	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of RxCLKIN. When the signal is high, the pixel data shall be valid to be displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN.
HS	Horizontal Sync	The signal is synchronized to RxCLKIN.

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



6.3 Integration Interface Requirement

6.3.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	Panasonic
Type / Part Number	AXT534124
Mating Housing/Part Number	Panasonic AXT634124

6.3.2 Pin Assignment

Panel Side

Pin	Define	Pin	Define
1	VDDedid	18	GND (for LED)
2	VDD	19	GND
3	AGING	20	GND (for LED)
4	VDD	21	RXIN2N
5	CLKedid	22	GND (for LED)
6	NC	23	RXIN2P
7	DATAedid	24	S_PWM
8	GND	25	GND
9	RXIN0N	26	LED_EN
10	GND	27	CK1INN
11	RXIN0P	28	NC
12	NC	29	CK1INP
13	GND	30	V_LED
14	NC	31	No Connection / IMG_EN (Optinal)
15	RXIN1N	32	V_LED
16	NC	33	No Connection / DCR_EN
17	RXIN1P	34	V_LED



AU OPTRONICS CORPORATION


6.4.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	50	60	-	Hz
Clock frequency		1/ T _{Clock}	50	69.5	78	MHz
	Period	T _V	776	790	1000	
Vertical	Active	T_VD		T_{Line}		
Section	Blanking	T_{VB}	8	22	232	
	Period	T _H	1426	1466	2000	
Horizontal	Active	T_{HD}		1366		T_{Clock}
Section	Blanking	Тнв	60	100	634	


Note: DE mode only

6.4.2 Timing diagram






6.5 Power ON/OFF Sequence



	Min (ms)	Max (ms)
T1	0.5	10
T2	0	50
T3	200	-
T4	200	-
T5	0	50
T6	0	10
T7	500	•
T8	10	-
T9	10	-
T10	10	-
T11	10	-
T12	0.5	10

Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	1*	-
T14	1*	-

Seamless change: T13/T14 = 5×T PANN

^{*}T_{PMM}= 1/PWM Frequency



7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

10 - 500Hz Random Frequency:

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV Air : ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

Test Spec: (follow 2011-5-6 Acer LCD test criteria 2011_V3.0.1.0)

- Hinge Life Test
- LCD Cable life Test
- LCD Panel life Test
- Hinge Stopper Support force test
- LCD panel pressure Test
- LCD Assembly Torsion Test
- Package Storage Test
- Buffing Vibration
- Non-operating Shock Test


22 of 30



AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension





9. Shipping and Package

9.1 Shipping Label Format




9.2 Carton Package

The outside dimension of carton is 568(L)mm* 443(W)mm* 357(H)mm



9.3 Shipping Package of Palletizing Sequence



單層 pallet 打棧示意圖




AU OPTRONICS CORPORATION

9.4 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

(1)TO take out panel




Hands pick up panel on both sides, remove the vertical direction⊌



AU OPTRONICS CORPORATION

(2)Panel removed from the PE bag



Left hand supporting the Model back cover and fixed, right hand remove PE bag←





Left hand supporting the Model back cover and fixed, right hand remove PE bag ...

Note: Don't Touch Panel Active Area and LVDS CABLE

(3) Static







Note:₽

- Front and back of the module is prohibited to place any foreign objects.
- 2. Don't Touch Panel Active Area₽
- Don't press the module the glass surface

Module level put on the table, its surface and the back of the module can not have any foreign.



(4) To take



Take the edge with both hands on both sides of module₽



NOTE:₽

- 1. Non-handed to take modules₽
- 2. Do not touch the module Active **Area**₽
- (5) NG re-packaged products
 - 1.Module into the PE bag
 - 2.Put into packing







10. Appendix

10.1 EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	2C	00101100	44	
0B	hex, LSB first	13	00010011	19	



OC 32-bit ser # O0 00000000 O		AU OPTRONICS CORPOR.	ATION	I	l	i i
0E 00 000000000 0 0F 00 000000000 0 10 Week of manufacture 00 000000000 0 11 Year of manufacture 16 00010110 22 12 EDID Structure Ver. 01 000000001 1 13 EDID revision # 04 00000100 4 14 Video input def. (alpital I/P, non-TMDS, CRGB) 90 10010000 144 15 Max H image size (rounded to cm) 1D 00011101 23 16 Max V image size (rounded to cm) 10 00010000 16 17 Display Gamma (-(gamma*100-100) 78 01111000 120 18 Feature support (mo DPMS, Active OFF, RGB, ting Biket) 02 00000010 2 19 Redigreen low bits (Lower 2:2:2:2 bits) BB 10111010 187 1A Blue vities (Lower 2:2:2:2 bits) F5 11110101 187 1B Red yi highER 8 bits 55 01010100 144 <th>0C</th> <th>32-bit ser #</th> <th>00</th> <th>00000000</th> <th>0</th> <th></th>	0C	32-bit ser #	00	00000000	0	
OF Week of manufacture 00 00000000 0 10 Week of manufacture 16 00010110 22 12 EDID Structure Ver. 01 000000001 1 13 EDID revision # 04 00000010 4 14 Video input def. (digital Pr. non-TMDS, CRGB) 90 10010000 144 15 Max H image size (rounded to cm) 1D 00011101 29 16 Max V image size (rounded to cm) 10 00010000 16 17 Display Gamma (=(gamma*10e)+10e 78 01111000 120 18 Feature support (no DFMS, Active OFF, RGB, Imp Bik#1) 02 00000010 2 19 Reddgreen low bits (Lower 2:2:2:2 bits) BB 10111010 187 1A Blue/white low bits (Lower 2:2:2:2 bits) BB 10111010 187 1B Red x (Upper 8 bits) 55 10101010 144 1C Red yi highER 8 bits 55 01010101 85 1D Green x	0D		00	00000000	0	
10	0E		00	00000000	0	
11	0F		00	00000000	0	
12	10	Week of manufacture	00	00000000	0	
13	11	Year of manufacture	16	00010110	22	
14	12	EDID Structure Ver.	01	0000001	1	
15	13	EDID revision #	04	00000100	4	
16 Max V image size (rounded to cm) 10 00010000 16 17 Display Gamma (=(gamma*100)+100) 78 01111000 120 18 Feature support (no DPMS, Active OFF, RGB, Img Bik#1) 02 00000010 2 19 Red/green low bits (Lower 2:2:2:2 bits) BB 10111011 187 1A Blue/white low bits (Lower 2:2:2:2 bits) F5 11110101 245 1B Red x (Upper 8 bits) 94 10010100 148 1C Red y/ highER 8 bits 55 01010101 85 1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100011 35 21 White x 50 01010000 80 22 White y 54 0101000 84 23 Established timing 1 00 00000000 0 24	14	Video input def. (digital I/P, non-TMDS, CRGB)	90	10010000	144	
17	15	Max H image size (rounded to cm)	1D	00011101	29	
18 Feature support (no DPMS, Active OFF, RGB, Img Bik#I) 02 00000010 2 19 Red/green low bits (Lower 2:2:2:2 bits) BB 10111011 187 1A Blue/white low bits (Lower 2:2:2:2 bits) F5 11110101 245 1B Red x (Upper 8 bits) 94 10010100 148 1C Red y/ highER 8 bits 55 01010101 85 1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100011 35 21 White x 50 0101000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 28 Standard timing #2 01 00000001 1 28 Standard timing #3 01 00000001 1 28 Standard timing #3 01 00000001 1 28 Standard timing #4 01 00000001 1 20 20 20 20	16	Max V image size (rounded to cm)	10	00010000	16	
19	17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
1A Blue/white low bits (Lower 2:2:2:2 bits) F5 11110101 245 1B Red x (Upper 8 bits) 94 10010100 148 1C Red y/ highER 8 bits 55 01010101 85 1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100001 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1	18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
1B Red x (Upper 8 bits) 94 10010100 148 1C Red y/ highER 8 bits 55 01010101 85 1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 0010011 39 20 Blue y 23 00100001 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2B 01 0000	19	Red/green low bits (Lower 2:2:2:2 bits)	BB	10111011	187	
1C Red y/ highER 8 bits 55 01010101 85 1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100011 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 0000000	1A	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245	
1D Green x 54 01010100 84 1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100001 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 </th <th>1B</th> <th>Red x (Upper 8 bits)</th> <th>94</th> <th>10010100</th> <th>148</th> <th></th>	1B	Red x (Upper 8 bits)	94	10010100	148	
1E Green y 90 10010000 144 1F Blue x 27 00100111 39 20 Blue y 23 00100011 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 000000001 1	1C	Red y/ highER 8 bits	55	01010101	85	
1F Blue x 27 00100111 39 20 Blue y 23 00100011 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D Standard timing #5 01 00000001 1	1D	Green x	54	01010100	84	
20 Blue y 23 00100011 35 21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	1E	Green y	90	10010000	144	
21 White x 50 01010000 80 22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 0 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 0 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 0 2E Standard timing #5 01 00000001 1	1F	Blue x	27	00100111	39	
22 White y 54 01010100 84 23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	20	Blue y	23	00100011	35	
23 Established timing 1 00 00000000 0 24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	21	White x	50	01010000	80	
24 Established timing 2 00 00000000 0 25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	22	White y	54	01010100	84	
25 Established timing 3 00 00000000 0 26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	23	Established timing 1	00	00000000	0	
26 Standard timing #1 01 00000001 1 27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	24	Established timing 2	00	00000000	0	
27 01 00000001 1 28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	25	Established timing 3	00	00000000	0	
28 Standard timing #2 01 00000001 1 29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	26	Standard timing #1	01	0000001	1	
29 01 00000001 1 2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	27		01	0000001	1	
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	28	Standard timing #2	01	0000001	1	
2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	29		01	0000001	1	
2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1	2A	Standard timing #3	01	00000001	1	
2D 01 00000001 1 2E Standard timing #5 01 00000001 1	2B		01	0000001	1	
2E Standard timing #5 01 00000001 1	2C	Standard timing #4	01	0000001	1	
The state of the s	2D		01	0000001	1	
2F 01 00000001 1	2E	Standard timing #5	01	00000001	1	
	2F		01	0000001	1	
30 Standard timing #6 01 00000001 1	30	Standard timing #6	01	0000001	1	
31 01 00000001 1	31		01	00000001	1	
32 Standard timing #7 01 00000001 1	32	Standard timing #7	01	00000001	1	



	AU OPTRONICS CORPOR	I	1		
33		01	00000001	1	
34	Standard timing #8	01	0000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	26	00100110	38	
37	Pixel Clock/10000 USB	1B	00011011	27	
38	Horz active Lower 8bits	56	01010110	86	
39	Horz blanking Lower 8bits	64	01100100	100	
3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80	
3B	Vertical Active Lower 8bits	00	00000000	0	
3C	Vertical Blanking Lower 8bits	16	00010110	22	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48	
3E	HorzSync. Offset	30	00110000	48	
3F	HorzSync.Width	20	00100000	32	
40	VertSync.Offset : VertSync.Width	36	00110110	54	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	25	00100101	37	
43	Vertical Image Size Lower 8bits	A4	10100100	164	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Detailed timing/monitor	00	00000000	0	
49	descriptor #2	00	00000000	0	
4 A		00	00000000	0	
4B		0F	00001111	15	
4C		00	00000000	0	
4D		00	00000000	0	
4E		00	00000000	0	
4F		00	00000000	0	
50		00	00000000	0	
51		00	00000000	0	
52		00	00000000	0	
53		00	00000000	0	
54		00	00000000	0	
55		00	00000000	0	
56		00	00000000	0	
57		00	00000000	0	
58		00	00000000	0	
59		20	00100000	32	



5A	Detailed timing/monitor	00	00000000	0	
5B	descriptor #3	00	00000000	0	
5C		00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	А
60	Manufacture	55	01010101	85	U
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	33	00110011	51	3
74	Manufacture P/N	33	00110011	51	3
75	Manufacture P/N	58	01011000	88	X
76	Manufacture P/N	54	01010100	84	Т
77	Manufacture P/N	46	01000110	70	F
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	31	00110001	49	1
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	33	00110011	51	3
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	4C	01001100	76	