

# B156RW01 V3

- ( ) Preliminary Specifications(V ) Final Specifications

Module	15.6"(15.55) HD+ Color TFT-LCD with LED Backlight design			
Model Name	B156RW01 V3 (H/W:1A)			
Note ( 🗭 )	LED Backlight with driving circuit design			

Customer	Date	Approved by Date
Checked & Approved by	Date	Prepared by
Note: This Specification is sub without notice.	ject to change	NBBU Marketing Division / AU Optronics corporation



# **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Characteristic	17
6.1 Pixel Format Image	17
6.2 The input data format	18
6.3 Integration Interface and Pin Assignment	19
6.4 Interface Timing	22
7. Connector Description	25
7.1 TFT LCD Module	25
8. LED Driving Specification	26
8.1 Connector Description	26
8.2 Pin Assignment	26
9. Vibration and Shock Test	27
9.1 Vibration Test	27
9.2 Shock Test Spec:	27
10. Reliability	28
11. Mechanical Characteristics	29
11.1 LCM Outline Dimension	29
11.2 Screw Hole Depth and Center Position	31
12. Shipping and Package	32
12.1 Shipping Label Format	32
12.2 Carton package	33
12.3 Shipping package of palletizing sequence	33
13. Appendix: EDID description	



# **Record of Revision**

Ver	Version and Date Page		Old description	New Description	Remark
0.1	2009/07/09	All	First Edition for Customer		



### AU OPTRONICS CORPORATION

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostic breakdown.



AU OPTRONICS CORPORATION

# 2. General Description

B156RW01 V3 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD+ (1600(H) x 900(V)) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are LVDS interface compatible.

B156RW01 V3 is designed for a display unit of notebook style personal computer and industrial machine.

# 2.1 General Specification

The following items are characteristics summary on the table at 25 °C condition:

Items	Unit		Specifi	cations			
Screen Diagonal	[mm]	394.87					
Active Area	[mm]	344.16 X 193	.59				
Pixels H x V		1600x3(RGB) x 900					
Pixel Pitch	[mm]	0.215X0.215					
Pixel Format		R.G.B. Vertic	al Stripe				
Display Mode		Normally Wh	te				
White Luminance (ILED=20mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	250 typ. (5 pc 230 min. (5 pc	oints average) oints average)				
Luminance Uniformity		1.25 max. (5 points) 1.50 max. (13 points)					
Contrast Ratio		500 typ.					
Response Time	[ms]	8 typ/16max					
Nominal Input Voltage VDD	[Volt]	+3.3 typ.					
Power Consumption(Include Logic and BLU power)	[Watt]	6.5 max.					
Weight	[Grams]	460 max.					
Physical Size without inverter,	[mm]		Min.	Тур.	Max.		
bracket.		Length	-	359.3	359.8		
		Width	-	209.5	210		
		Thickness	-	-	5.7		
Electrical Interface		2 channel LV	DS				
Glass Thickness	[mm]	0.5					
Surface Treatment		Anti-Glare, Hardness 3H,					
Support Color		262K colors ( RGB 6-bit )					
Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60					
RoHS Compliance		RoHS Compl	ance				




# 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir			5 points average	230	250	-	cd/m²	1, 4, 5.
		$\theta_{R}$	Horizontal (Right)	60	70	-	degre	
Viewing A	nale	$\boldsymbol{\theta}_{L}$	CR = 10 (Left)	60	70	-	е	4.0
Viewing Ai	Viewing Angle		Vertical (Upper)	45	60	-		4, 9
		Ψ∟	CR = 10 (Lower)	50	60	=		
Luminan Uniformi		$\delta_{5P}$	5 Points	-	-	1.25		1, 3, 4
Luminan Uniformi		δ <sub>13P</sub>	13 Points	-	-	1.50		2, 3, 4
Contrast R	atio	CR		400	500	-		4, 6
Cross ta	lk	%				4		4, 7
			Rising	-	6	-		
Response <sup>-</sup>	Time	$T_f$	Falling	-	2	-	msec	4, 8
		T <sub>RT</sub>	Rising + Falling	-	8	16		
	Red	Rx		0.593	0.623	0.653		
	Red	Ry		0.321	0.351	0.381		
	Green	Gx		0.306	0.336	0.366		
Color / Chromaticity	O CCII	Gy		0.544	0.574	0.604		
Coodinates Blue		Bx	CIE 1931	0.118	0.148	0.178		4
	blue	Ву		0.023	0.053	0.083		
	White	Wx		0.283	0.313	0.343		
wnite		Wy		0.299	0.329	0.359		
NTSC		%		-	60	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6	Maximum Brightness of five points
δ <sub>W5</sub> =	Minimum Brightness of five points
_ 2	Maximum Brightness of thirteen points
$\delta_{W13} =$	Minimum Brightness of thirteen points


### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight



### AU OPTRONICS CORPORATION

for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points ,  $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= Brightness on the "White" state
Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




# AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






### AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq 10$ , at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90°( $\theta$ ) horizontal left and right and 90°( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 40 Pin (One CH/connector Module)





### AU OPTRONICS CORPORATION

# 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

# 4.2 Absolute Ratings of Environment


<u> </u>								
Item	Symbol	Min	Max	Unit	Conditions			
Operating Temperature	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

### 5. Electrical characteristics

### 5.1 TFT LCD Module

# 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.7	[Watt]	Note 1/2
IDD	IDD Current	-	-	500	[mA]	Note 1/2
IRush	Inrush Current	-	-	2000	[mA]	Note 3
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern

Note 2: Typical Measurement Condition: Mosaic Pattern

Note 3: Measure Condition





### **5.1.2 Signal Electrical Characteristics**


Input signals shall be low or High-impedance state when VDD is off.

It is recommended to refer the specifications of THC63LVDF84A (Thine Electronics Inc.) in detail.

Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Threshold (Vcm=+1.2V)	-	100	[mV]
VtI	Differential Input Low Threshold (Vcm=+1.2V)	-100	-	[mV]
Vid	Differential Input Voltage	100	600	[mV]
Vcm	Differential Input Common Mode Voltage	1.125	1.375	[V]

Note: LVDS Signal Waveform







# 5.2.1 LED Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power consumption	P <sub>LED</sub>	-	4.82	4.88	[Watt]	(Ta=25°C), Note 1 Vin= 12 V or 5V
LED Life-Time	N/A	10,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>=</sub> =20 mA

P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency **Note 1:** Calculator value for reference

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

# 5.2.2 Backlight Input signal Characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
LED Power Supply	$V_{LED}$	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	V	2.5	_	5.5	[Volt]	
LED Enable Input Low Level	$V_{LED_{EN}}$	-	-	0.8	[Volt]	Define as
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	V <sub>PWM_EN</sub>	-	-	0.8	[Volt]	(Ta=25°C)
PWM Input Frequency	F <sub>PWM</sub>	100	200	20K	Hz	
PWM Duty ratio	Duty	5	-	100	%	



# 6. Signal Characteristic

# **6.1 Pixel Format Image**


Following figure shows the relationship of the input signals and LCD pixel format.

	1						16	00
1st Line	R G B	R G B		R	G I	В	R (	G B
	,		1 'r		`			:
	١	1	ï		•			
	,							:
	`		u		•			٠
								.
	,		I.		`			:
			•					
	١,	'	i		` .			1
900th Line	R G B	R G B		R	G I	В	R	G B



AU OPTRONICS CORPORATION

# 6.2 The input data format



Signal Name	Description	
R5	Red Data 5 (MSB)	Red-pixel Data
R4	Red Data 4	Each red pixel's brightness data consists of these 6 bits pixel data.
R3	Red Data 3	
R2	Red Data 2	
R1	Red Data 1	
R0	Red Data 0 (LSB)	
	Red-pixel Data	
G5	Green Data 5 (MSB)	Green-pixel Data
G4	Green Data 4	Each green pixel's brightness data consists of these 6 bits pixel data.
G3	Green Data 3	
G2	Green Data 2	
G1	Green Data 1	
G0	Green Data 0 (LSB)	
	Green-pixel Data	
B5	Blue Data 5 (MSB)	Blue-pixel Data
B4	Blue Data 4	Each blue pixel's brightness data consists of these 6 bits pixel data.
B3	Blue Data 3	
B2	Blue Data 2	
B1	Blue Data 1	
B0	Blue Data 0 (LSB)	
	Blue-pixel Data	
RxCLKIN	Data Clock	The signal is used to strobe the pixel data and DE signals. All pixel data shall be valid at the falling edge when the DE signal is high.
DE	Display Timing	This signal is strobed at the falling edge of
		RxCLKIN. When the signal is high, the pixel data shall be valid to be
		displayed.
VS	Vertical Sync	The signal is synchronized to RxCLKIN .
HS	Horizontal Sync	The signal is synchronized to RxCLKIN .

Note: Output signals from any system shall be low or High-impedance state when VDD is off.



# **6.3 Integration Interface and Pin Assignment**

LVDS is a differential signal technology for LCD interface and high speed data transfer device.

Pin	Signal	Description
	DIAC LOOP	Diag pin for Dell testing.
1	DIAG_LOOP	Pin1&34 must be connected together on the PCBA board
2	AVDD	PowerSupply,3.3V(typical)
3	AVDD	PowerSupply,3.3V(typical)
4	DVDD	DDC 3.3Vpower
5	NC	No Connection (Reserve)
6	SCL	DDCClock
7	SDA	DDCData
8	Odd_Rin0-	-LVDSdifferential data input(R0-R5,G0)
9	Odd_Rin0+	+LVDSdifferential data input(R0-R5,G0)
10	GND	Ground
11	Odd_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
12	Odd_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
13	GND	Ground
14	Odd_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
15	Odd_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
16	GND	Ground
17	Odd_ClkIN-	-LVDSdifferential clock input
18	Odd_ClkIP+	+LVDSdifferential clock input
19	GND	Ground-Shield
20	Even_Rin0-	-LVDSdifferential data input(R0-R5,G0)
21	Even_Rin0+	+LVDSdifferential data input(R0-R5,G0)
22	GND	Ground
23	Even_Rin1-	-LVDSdifferential data input(G1-G5,B0-B1)
24	Even_Rin1+	+LVDSdifferential data input(G1-G5,B0-B1)
25	GND	Ground
26	Even_Rin2-	-LVDSdifferential data input(B2-B5,HS,VS,DE)
27	Even_Rin2+	+LVDSdifferential data input(B2-B5,HS,VS,DE)
28	GND	Ground
29	Even_ClkIN-	-LVDSdifferential clock input
30	Even_ClkIP+	+LVDSdifferential clock input
31	VLED_GND	LED Ground
32	VLED_GND	LED Ground
33	VLED_GND	LED Ground
34	DIAG_LOOP	Diag pin for Dell testing.




		Pin1&34 must be connected together on the PCBA board
35	VPWM_EN	PWM logic input level
36	VLED_EN	LED enable input level
37	NC	No Connection (Reserve)
38	VLED	LED Power Supply
39	VLED	LED Power Supply
40	VLED	LED Power Supply



AU OPTRONICS CORPORATION

Note1: Start from right side



Note2: Input signals shall be low or High-impedance state when VDD is off.



AU OPTRONICS CORPORATION

# **6.4 Interface Timing**


### **6.4.1 Timing Characteristics**

Basically, interface timings should match the 1600x900 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	50	60	-	Hz
Clock from	equency	1/ T <sub>Clock</sub>	1	59.4	72	MHz
	Period	T <sub>V</sub>	908	916	2047-	
Vertical	Active	T <sub>VD</sub>		900		$T_Line$
Section	Blanking	<b>T</b> <sub>VB</sub>	8	16	-	
	Period	T <sub>H</sub>	830	1080	2047-	
Horizontal	Active	<b>T</b> <sub>HD</sub>		800		$T_{Clock}$
Section	Blanking	<b>T</b> HB	30	280	-	

Note: DE mode only

### 6.4.2 Timing diagram






AU OPTRONICS CORPORATION

# 6.5 Power ON/OFF Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off



	Power Sequence Timing					
	Value					
Parameter	Min.	Тур.	Max.	Units		
T1	0.5	-	10			
T2	0	-	50			
Т3	200	-	-			
T4	0.5	-	10			
Т5	10	-	-			
Т6	10	-	-			
Т7	0	-	-	ms		
Т8	10	-	-			
Т9	0	-	10			
T10	200	-	-			
T11	0.5	-	50			
T12	0	-	10			
T13	400	-	-			

Note:If T3,T5,T6 couldn't match above specifications, must request T3+T5+T6 > 200ms at least





# 7. Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

### 7.1 TFT LCD Module

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX-20455-040E-12 or compatible
Mating Housing/Part Number	IPEX-20453-040T-11 or compatible



# 8. LED Driving Specification

# **8.1 Connector Description**

It is a intergrative interface and comibe into LVDS connector. The type and mating refer to section 7.

### 8.2 Pin Assignment

Ref. to 6.3



### 9. Vibration and Shock Test

### 9.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

30 Minutes each Axis (X, Y, Z) Sweep:

# 9.2 Shock Test Spec:

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side



# 10. Reliability

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20°Cto 60°C, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost


. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%




### 11. Mechanical Characteristics

### 11.1 LCM Outline Dimension



Version: 1.0 29 of 36 





Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

30 of 36 




# 11.2 Screw Hole Depth and Center Position

Maximum Screw penetration from side surface is 2.5 mm (See drawing)

Screw hole center location, from front surface =  $3.1 \pm 0.3$ mm (See drawing)


Screw Torque: Maximum 2.5 kgf-cm






AU OPTRONICS CORPORATION

# 12. Shipping and Package






# 12.2 Carton package



# 12.3 Shipping package of palletizing sequence



Note: Limit of box palletizing = Max 3 layers(ship and stock conditions)



13. Appendix: EDID description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	EE	11101110	238
0B	hex, LSB first	13	00010011	19
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	01	00000001	1
11	Year of manufacture	12	00010010	18
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	03	00000011	3
14	Video input def. (digital I/P, non-TMDS, CRGB)	80	10000000	128
15	Max H image size (rounded to cm)	22	00100010	34
16	Max V image size (rounded to cm)	13	00010011	19
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	0A	00001010	10
19	Red/green low bits (Lower 2:2:2:2 bits)	В0	10110000	176
1A	Blue/white low bits (Lower 2:2:2:2 bits)	25	00100101	37
1B	Red x (Upper 8 bits)	9F	10011111	159
1C	Red y/ highER 8 bits	59	01011001	89
1D	Green x	56	01010110	86
1E	Green y	93	10010011	147
1F	Blue x	26	00100110	38
20	Blue y	0D	00001101	13
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	0000001	1
27		01	0000001	1
28	Standard timing #2	01	0000001	1
29		01	00000001	1



2A	Standard timing #3	01	00000001	1
2B		01	00000001	1
2C	Standard timing #4	01	00000001	1
2D		01	00000001	1
2E	Standard timing #5	01	00000001	1
2F		01	00000001	1
30	Standard timing #6	01	00000001	1
31		01	0000001	1
32	Standard timing #7	01	0000001	1
33		01	0000001	1
34	Standard timing #8	01	00000001	1
35		01	0000001	1
36	Pixel Clock/10000 LSB	2A	00101010	42
37	Pixel Clock/10000 USB	2B	00101011	43
38	Horz active Lower 8bits	40	01000000	64
39	Horz blanking Lower 8bits	A2	10100010	162
3A	HorzAct:HorzBlnk Upper 4:4 bits	61	01100001	97
3B	Vertical Active Lower 8bits	84	10000100	132
3C	Vertical Blanking Lower 8bits	0C	00001100	12
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
3E	HorzSync. Offset	40	01000000	64
3F	HorzSync.Width	2A	00101010	42
40	VertSync.Offset : VertSync.Width	33	00110011	51
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
42	Horizontal Image Size Lower 8bits	58	01011000	88
43	Vertical Image Size Lower 8bits	C1	11000001	193
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
45	Horizontal Border (zero for internal LCD)	00	00000000	0
46	Vertical Border (zero for internal LCD)	00	00000000	0
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
48	Detailed timing/monitor	00	00000000	0
49	descriptor #2	00	00000000	0
4A	,	00	00000000	0
4B		0F	00001111	15
4C		00	00000000	0
4D		00	00000000	0
4E		00	00000000	0
4F		00	00000000	0
50		00	00000000	0
51		00	00000000	0
52		00	00000000	0
53		00	00000000	0
54		00	00000000	0
55		00	00000000	0
56		00	00000000	0
57		00	00000000	0



59		20	00100000	32
5A	Detailed timing/monitor	00	00000000	0
5B	descriptor #3	00	00000000	0
5C	·	00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	35	00110101	53
74	Manufacture P/N	36	00110110	54
75	Manufacture P/N	52	01010010	82
76	Manufacture P/N	57	01010111	87
77	Manufacture P/N	30	00110000	48
78	Manufacture P/N	31	00110001	49
79	Manufacture P/N	20	00100000	32
7A	Manufacture P/N	56	01010110	86
7B	Manufacture P/N	33	00110011	51
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7F	Checksum	3A	00111010	58