

Approval

TFT LCD Approval Specification

MODEL NO.: N156B3-L04

Customer :	
Approved by :	
Note:	

記錄	工作	審核	角色	投票
2009-03-13 16:52:43 CST	PMMD III Director	annie_hsu(徐凡琇 /56522 / 54873)	Director	Accept



Approval

- CONTENTS -

REVISION HISTORY	 3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	 4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	 5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT UNIT	 7
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE 4.2 BACKLIGHT UNIT	 11
5. INPUT TERMINAL PIN ASSIGNMENT 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL 5.4 COLOR DATA INPUT ASSIGNMENT 5.5 EDID DATA STRUCTURE 5.6 EDID SIGNAL SPECIFICATION	 12
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	 18
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	 20
8. PRECAUTIONS 8.1 HANDLING PRECAUTIONS 8.2 STORAGE PRECAUTIONS 8.3 OPERATION PRECAUTIONS	 24
9. PACKING 9.1 CARTON 9.2 PALLET	 25
10. DEFINITION OF LABELS 10.1 CMO MODULE LABEL 10.2 CARTON LABEL	 27



Approval

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver. 2.0	Feb.27, 2009		All	Approval specification was first issued.



Approval

1. GENERAL DESCRIPTION

1.1 OVERVIEW

N156B3-L04 is a 15.6" (15.547" diagonal) TFT Liquid Crystal Display module with single CCFL Backlight unit and 30 pins LVDS interface. This module supports 1366 x 768 Wide-XGA+ mode and can display 262,144 colors. The optimum viewing angle is at 6 o'clock direction. The inverter module for Backlight is not built in.

1.2 FEATURES

- Thin and light weight
- WXGA+ (1366 x 768 pixels) resolution
- 3.3V LVDS (Low Voltage Differential Signaling) interface with 1 pixel/clock

1.3 APPLICATION

- TFT LCD Notebook

1.4 GENERAL SPECIFICATIONS

ltem	Specification	Unit	Note
Active Area	344.232(H) × 193.536(V) (15.547" diagonal)	mm	(1)
Bezel Opening Area	348.43 (H) x 197.74 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1366 x R.G.B. x 768	pixel	-
Pixel Pitch	0.252 (H) x 0.252 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	262,144	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), Glare	-	-

1.5 MECHANICAL SPECIFICATIONS

	ltem	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	358.8	359.3	359.8	mm	
Module Size	Vertical(V)	209	209.5	210	mm	(1)
	Thickness(T)		5.9	6.2	mm	
V	/eight		500	515	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.


Approval


2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	NOLE	
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	220/2	G/ms	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.5	G	(4), (5)	


- Note (1) (a) 90 %RH Max. (Ta <= 40 °C).
 - (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 $^{\circ}$ C min. and 50 $^{\circ}$ C max.





- Note (3) 1 time for ± X, ± Y, ± Z. for Condition (220G / 2ms) is half Sine Wave,.
- Note (4) 10~500 Hz, 0.5hr/cycle 1cycle for X,Y,Z
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

The fixing condition is shown as below:





Approval

2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Power Supply Voltage	Vcc	-0.3	+4.0	V	(1)
Logic Input Voltage	V_{IN}	-0.3	Vcc+0.3	V	(1)

2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note
item	Symbol	Min.	Max.	Offic	Note
Lamp Voltage	V_L	-	803	V_{RMS}	(1), (2), $I_L = 6.0 \text{ mA}$
Lamp Current	ΙL	-	7.0	mA _{RMS}	(1) (2)
Lamp Frequency	F∟	45	80	KHz	(1), (2)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Function operation should be restricted to the conditions described under Normal Operating Conditions.

Note (2) Specified values are for lamp (Refer to Section 3.2 for further information).



Approval

3. ELECTRICAL CHARACTERISTICS

3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol		Value		Unit	Note
		Symbol	Min.	Тур.	Max.	Offic	Note
Power Supply Voltage		Vcc	3.0	3.3	3.6	V	-
Ripple Voltage		V_{RP}	-	-	100	mV	-
Rush Current		I _{RUSH}	-	-	1.5	Α	(2)
Initial Stage Current		I _{IS}	-	-	1.0	Α	(2)
Dower Cumply Current	White	-		260	360	mA	(3)a
Power Supply Current	Black	-		370	450	mA	(3)b
LVDS Differential Input High Threshold		V _{TH(LVDS)}	-	-	+100	mV	(5), V _{CM} =1.2V
LVDS Differential Input Low Threshold		V _{TL(LVDS)}	-100	-	-	mV	(5) V _{CM} =1.2V
LVDS Common Mode Voltage	V_{CM}	1.125	-	1.375	V	(5)	
LVDS Differential Input Voltage		V _{ID}	100	-	600	mV	(5)
Terminating Resistor	R⊤	-	100	-	Ohm	-	
Power per EBL WG		P _{EBL}	-	3.79	-	W	(4)


Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.

Note (2) I_{RUSH}: the maximum current when VCC is rising

 $I_{\text{\scriptsize IS}}\!\!:$ the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black. $^{\scriptscriptstyle{+3.3\mathrm{V}}}$







Approval

Note (3) The specified power supply current is under the conditions at Vcc = 3.3 V, Ta = 25 \pm 2 °C, DC Current and f_v = 60 Hz, whereas a power dissipation check pattern below is displayed.

a. White Pattern



Active Area






Active Area

Note (4) The specified power are the sum of LCD panel electronics input power and the inverter input power. Test conditions are as follows.

- (a) Vcc = 3.3 V, $Ta = 25 \pm 2 \,^{\circ}\text{C}$, $f_v = 60 \,\text{Hz}$,
- (b) The pattern used is a black and white 32 x 36 checkerboard, slide #100 from the VESA file "Flat Panel Display Monitor Setup Patterns", FPDMSU.ppt.
- (c) Luminance: 60 nits.
- (d) The inverter used is provided from Sumida.

Note (5) The parameters of LVDS signals are defined as the following figures.






Approval

3.2 BACKLIGHT UNIT

	Га	=	25	+	2	00
ı		_	~.)		_	()

Parameter	Symbol		Unit	Note		
Farameter	Syllibol	Min.	Min. Typ. Max.		Offic	Note
Lamp Input Voltage	V_L	657	730	803	V_{RMS}	$I_{L} = 6.0 \text{ mA}$
Lamp Current	I.	2.0	6.0	7.0	mA _{RMS}	(1),(2)
Lamp Current	IL	3.0	0.0		IIIARMS	(1),(3)
Lamp Turn On Voltage	Vs	ı	-	1130(25 °C)	V_{RMS}	(4)
Lamp rum on voltage	V _S	ı	-	1620(0 °C)	V_{RMS}	(4)
Operating Frequency	F_L	45		80	KHz	(5)
Lamp Life Time	L_BL	15,000	-	-	Hrs	(7)
Power Consumption	P_L	-	4.38	-	W	(6), $I_L = 6.0 \text{ mA}$

Note (1) Lamp current is measured by utilizing a high frequency current meter as shown below:



- Note (2) for burst mode inverter design
- Note (3) for continuous mode inverter design
- Note (4) The voltage that must be larger than Vs should be applied to the lamp for more than 1 second after startup. Otherwise, the lamp may not be turned on normally.
- Note (5) The lamp frequency may generate interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (6) $P_L = I_L \times V_L$
- Note (7) The lifetime of lamp is defined as the time when it continues to operate under the conditions at Ta = 25 ± 2 °C and I_L = $6.0 \text{ mA}_{\text{RMS}}$ until one of the following events occurs:
 - (a) When the brightness becomes 50% of its original value.
 - (b) When the effective ignition length becomes 80% of its original value. (The effective ignition length is a scope that luminance is over 70% of that at the center point.)
- Note (8) The waveform of the voltage output of inverter must be area-symmetric and the design of the inverter must have specifications for the modularized lamp. The performance of the Backlight, such as lifetime or brightness, is greatly influenced by the characteristics of the DC-AC inverter for the lamp. All the parameters of an inverter should be carefully designed to avoid generating too much current leakage from high voltage output of the inverter. When designing or ordering the inverter please make sure that a poor lighting caused by the mismatch of the Backlight and the inverter (miss-lighting, flicker, etc.) never occurs. If the above situation is confirmed, the module should be operated in the same manners when it is installed in your instrument.




Approval

The output of the inverter must have symmetrical (negative and positive) voltage waveform and symmetrical current waveform. (Unsymmetrical ratio is less than 10%) Please do not use the inverter, which has unsymmetrical voltage and unsymmetrical current and spike wave. Lamp frequency may produce interface with horizontal synchronous frequency and as a result this may cause beat on the display. Therefore lamp frequency shall be as away possible from the horizontal synchronous frequency and from its harmonics in order to prevent interference.

Requirements for a system inverter design, which is intended to have a better display performance, a better power efficiency and a more reliable lamp. It shall help increase the lamp lifetime and reduce its leakage current.

- a. The asymmetry rate of the inverter waveform should be 10% below;
- b. The distortion rate of the waveform should be within $2 \pm 10\%$
- c. The ideal sine wave form shall be symmetric in positive and negative polarities.



* Asymmetry rate:

$$|I_{p} - I_{-p}| / I_{rms} * 100\%$$

* Distortion rate


$$I_p$$
 (or I_{-p}) / I_{rms}




Approval

4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



4.2 BACKLIGHT UNIT





Approval

5. INPUT TERMINAL PIN ASSIGNMENT


5.1 TFT LCD MODULE

Pin	Symbol	Description	Polarity	Remark
1	Vss	Ground		
2	Vcc	Power Supply +3.3 V (typical)		
3	Vcc	Power Supply +3.3 V (typical)		
4	V_{EDID}	DDC 3.3V Power		DDC 3.3V Power
5	NC	Non-Connection		
6	CLK _{EDID}	DDC Clock		DDC Clock
7	DATA _{EDID}	DDC Data		DDC Data
8	Rxin0-	LVDS Differential Data Input	Negative	R0~R5,G0
9	Rxin0+	LVDS Differential Data Input	Positive	·
10	Vss	Ground		
11	Rxin1-	LVDS Differential Data Input	Negative	G1~G5, B0, B1
12	Rxin1+	LVDS Differential Data Input	Positive	, ,
13	Vss	Ground		
14	Rxin2-	LVDS Differential Data Input	Negative	B2~B5, DE, Hsync, Vsync
15	Rxin2+	LVDS Differential Data Input	Positive	
16	Vss	Ground		
17	CLK-	LVDS Clock Data Input	Negative	LVDS Level Clock
18	CLK+	LVDS Clock Data Input	Positive	LVD3 Level Clock
19	Vss	Ground		
20	NC	Non-Connection		
21	NC	Non-Connection		
22	Vss	Ground		
23	NC	Non-Connection		
24	NC	Non-Connection		
25	Vss	Ground		
26	NC	Non-Connection		
27	NC	Non-Connection		
28	Vss	Ground		
29	NC	Non-Connection		
30	NC	Non-Connection		

Note (1) Connector Part No. JAE FI-XB30SL-HF10 or equivalent

Note (2) User's connector Part No: JAE-FI-X30M or equivalent

Note (3) The first pixel is odd as shown in the following figure.





Approval


5.2 BACKLIGHT UNIT

Pin	Symbol	Description	Color
1	HV	High Voltage	Pink
2	LV	Ground	White

Note (1) Connector Part No.: JST-BHSR-02VS-1 or equivalent

Note (2) User's connector Part No.: JST-SM02B-BHSS-1-TB or equivalent

5.3 TIMING DIAGRAM OF LVDS INPUT SIGNAL





Approval

5.4 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 6-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

								[Data		al								
Color				Re						Gre							ue		
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G	B5	B4	B3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



Approval

5.5 EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #(decim	Byte nal)#(hex)	Field Name and Comments	Value(hex)	Value(binary)				
0	0	Header	00	00000000				
1	1	Header	FF	11111111				
2	2	Header	FF	11111111				
3	3	Header	FF	11111111				
4	4	Header	FF	11111111				
5	5	Header	FF	11111111				
6	6	Header	FF	11111111				
7	7	Header	00	00000000				
8	8	EISA ID manufacturer name ("CMO")	0D	00001101				
9	9	EISA ID manufacturer name (Compressed ASCII)	AF	10101111				
10	0A	ID product code (N156B3-L04)	81	10000001				
11	0B	ID product code (hex LSB first; N156B3-L04)	15	00010101				
12	0C	ID S/N (fixed "0")	00	00000000				
13	0D	ID S/N (fixed "0")	00	00000000				
14	0E	ID S/N (fixed "0")	00	00000000				
15	0F	ID S/N (fixed "0")	00	00000000				
16	10	Week of manufacture (fixed "00H")	04	00000100				
17	11	Year of manufacture (fixed "00H")	13	00010011				
18	12	EDID structure version # ("1")	01	0000001				
19	13	EDID revision # ("3")	03	00000011				
20	14	Video I/P definition ("digital")	80	10000000				
21	15	Max H image size ("35cm")	23	00100011				
22	16	Max V image size ("19cm")	13	00010011				
23	17	Display Gamma (Gamma = "2.2")	78	01111000				
24	18	Feature support ("Active off, RGB Color")	0A	00001010				
25	19	Red/Green (Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0)	07	00000111				
26	1A	Blue/White (Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0)	F5	11110101				
27	1B	Red-x (Rx = "0.626")	9A	10011010				
28	1C	Red-y (Ry = "0.331")	57	01010111				
29		Green-x (Gx = "0.292")	4E	01001110				
30	1E	Green-y (Gy = "0.579")	87	10000111				
31	1F	Blue-x (Bx = "0.159")	26	00100110				
32	20	Blue-y (By = "0.093")	1E	00011110				
33		White-x (Wx = "0.313")	50	01010000				
34	22	White-y (Wy = "0.329")	54	01010100				
35	23	Established timings 1	00	00000000				
36	24	Established timings 2	00	00000000				
37	25	Manufacturer's reserved timings	00	00000000				
38		Standard timing ID # 1	01	0000001				
39	27	Standard timing ID # 1	01 00000					



Approval

40	01 01 01 01 01 01 01 01 01 01 01 01 01 7E	0000001 0000001 0000001 0000001 0000001 000000
42 2A Standard timing ID # 3 43 2B Standard timing ID # 3 44 2C Standard timing ID # 4 45 2D Standard timing ID # 4 46 2E Standard timing ID # 5 47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 01 01 01 01 01 7E	0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001
43 2B Standard timing ID # 3 44 2C Standard timing ID # 4 45 2D Standard timing ID # 5 46 2E Standard timing ID # 5 47 2F Standard timing ID # 6 48 30 Standard timing ID # 6 49 31 Standard timing ID # 7 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 01 01 01 01 01	0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001
44 2C Standard timing ID # 4 45 2D Standard timing ID # 4 46 2E Standard timing ID # 5 47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 01 01 01 7E	0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001 0000001
45	01 01 01 01 01 01 01 01 01 7E	00000001 00000001 00000001 00000001 00000001 00000001 00000001 00000001
46	01 01 01 01 01 01 01 01 7E	00000001 00000001 00000001 00000001 000000
47 2F Standard timing ID # 5 48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 01 7E	00000001 00000001 00000001 00000001 000000
48 30 Standard timing ID # 6 49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 01 7E	00000001 00000001 00000001 00000001 000000
49 31 Standard timing ID # 6 50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 01 7E	00000001 00000001 00000001 00000001
50 32 Standard timing ID # 7 51 33 Standard timing ID # 7	01 01 01 01 01 7E	00000001 00000001 00000001 00000001
51 33 Standard timing ID # 7	01 01 01 7E	00000001 00000001 00000001
	01 01 7E	00000001 00000001
	01 7E	00000001
52 34 Standard timing ID # 8	7E	
53 35 Standard timing ID # 8		01111110
Detailed timing description # 1 Pixel clock ("75.5MHz", According to 36 VESA CVT Rev1.1)	1D	i
55 37 # 1 Pixel clock (hex LSB first)	יו	00011101
56 38 # 1 H active ("1366")	56	01010110
57 39 # 1 H blank ("194")	C2	11000010
58 3A # 1 H active : H blank ("1366 :194")	50	01010000
59 3B # 1 V active ("768")	00	00000000
60 3C # 1 V blank ("38")	26	00100110
61 3D # 1 V active : V blank ("768 :38")	30	00110000
62 3E # 1 H sync offset ("31")	1F	00011111
63 3F # 1 H sync pulse width ("65")	41	01000001
64	4C	01001100
# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("31: 65 : 4 : 12")	00	00000000
66 42 # 1 H image size ("344 mm")	58	01011000
67 43 # 1 V image size ("193 mm")	C1	11000001
68 44 # 1 H image size : V image size ("344 : 193")	10	00010000
69 45 # 1 H boarder ("0")	00	00000000
70 46 # 1 V boarder ("0")	00	00000000
# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol 47 Negatives	18	00011000
72 48 Detailed timing description # 2	00	00000000
73 49 # 2 Flag	00	00000000
74 4A # 2 Reserved	00	00000000
75 4B # 2 FE (hex) defines ASCII string (Model Name "N156B3-L01", ASCII)	FE	11111110
76 4C #2 Flag	00	00000000
77 4D # 2 1st character of name ("N")	4E	01001110
78 4E # 2 2nd character of name ("1")	31	00110001
79 4F # 2 3rd character of name ("5")	35	00110101
80 50 # 2 4th character of name ("6")	36	00110110
81 51 # 2 5th character of name ("B")	42	01000010
82 52 # 2 6th character of name ("3")	33	00110011



Approval

			L	
83	53	# 2 7th character of name ("-")	2D	00101101
84	54	# 2 8th character of name ("L")	4C	01001100
85	55	# 2 9th character of name ("0")	30	00110000
86	56	# 2 9th character of name ("4")	34	00110100
87	57	# 2 New line character indicates end of ASCII string	0A	00001010
88	58	# 2 Padding with "Blank" character	20	00100000
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMO", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("O")	4F	01001111
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N156B3-L01", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("5")	35	00110101
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("B")	42	01000010
118	76	# 4 6th character of name ("3")	33	00110011
119	77	# 4 7th character of name ("-")	2D	00101101
120	78	# 4 8th character of name ("L")	4C	01001100
121	79	# 4 9th character of name ("0")	30	00110000
122	7A	# 4 9th character of name ("4")	34	00110100
123	7B	# 4 New line character indicates end of ASCII string	0A	00001010
124	7C	# 4 Padding with "Blank" character	20	00100000
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	52	01010010



Approval


6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	50	75.5	80	MHz	(2)
	Vertical Total Time	TV	778	806	888	TH	-
	Vertical Active Display Period	TVD	768	768	768	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	38	TV-TVD	TH	
DE	Horizontal Total Time	TH	1446	1560	1936	Tc	(2)
	Horizontal Active Display Period	THD	1366	1366	1366	Tc	(2)
	Horizontal Active Blanking Period	THB	TH-THD	194	TH-THD	Tc	(2)


INPUT SIGNAL TIMING DIAGRAM





Approval

6.2 POWER ON/OFF SEQUENCE



Timing Specifications:

0.5< t1 <= 10 msec

0 < t2 <= 50 msec

0 < t3 <= 50 msec

t4 >= 500 msec

t5 >= 200 msec

t6 >= 200 msec

- Note (1) Please follow the power on/off sequence described above. Otherwise, the LCD module might be damaged.
- Note (2) Please avoid floating state of interface signal at invalid period. When the interface signal is invalid, be sure to pull down the power supply of LCD Vcc to 0 V.
- Note (3) The Backlight inverter power must be turned on after the power supply for the logic and the interface signal is valid. The Backlight inverter power must be turned off before the power supply for the logic and the interface signal is invalid.
- Note (4) Sometimes some slight noise shows when LCD is turned off (even backlight is already off). To avoid this phenomenon, we suggest that the Vcc falling time is better to follow 50us to 10 ms.



Approval

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Та	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	V _{CC}	3.3	V			
Input Signal	According to typical v	CHARACTERISTICS"				
Inverter Current	IL	6.0	mA			
Inverter Driving Frequency	F∟	61	KHz			
Inverter	Sumida-H05-4915					


The measurement methods of optical characteristics are shown in Section 7.2. The following items should be measured under the test conditions described in Section 7.1 and stable environment shown in Note (5).

7.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		350	500	-	-	(2), (5)
Decrease Time		T_R		-	3	8	ms	(3)
Response fille	Response Time			-	7	12	ms	(3)
Average Lumin	ance of White	LAVE		175	220	-	cd/m ²	(4), (6)
	Red	Rx			0.626		-	
	ixeu	Ry	θ _x =0° , θ _Y =0°		0.331		-	
	Green	Gx	Viewing Normal Angle	TYP. -0.03	0.292	TYP. +0.03	-	(1)
Color	Oreen	Gy	viewing Normal Angle		0.579		-	
Chromaticity	Blue	Bx			0.159		-	
Chilomaticity		Ву			0.093		-	
	White	Wx			0.313		-	
		Wy			0.329		-	
	Color Gamut	C.G.		54	60		%	(7)
	Horizontol	θ_x +		40	45	-		
Viewing Angle	Horizontal	θ_{x} -	CR≥10	40	45	-	Dog	(1) (5)
Viewing Angle	Vertical	θ _Y +	UR≥10	15	20	ı	Deg.	(1),(5)
	Vertical	θ _Y -		40	45	-		
White Variation	of 5 Points	δW_{5p}	$\theta_{\rm X}$ =0°, $\theta_{\rm Y}$ =0°	75	85	-	%	(5),(6)

Approval

Note (1) Definition of Viewing Angle (θx , θy):



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):





Approval

Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L (x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.






Approval

Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 δW_{5p} = Minimum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / Maximum [L (1)+ L (2)+ L (3)+ L (4)+ L (5)]



Note (7) Definition of color gamut (C.G%):


C.G%= RGB/ $R_0 G_0 B_0,*100\%$

 R_0 , G_0 , B_0 : color coordinates of red, green, and blue defined by NTSC, respectively.

R, G, B: color coordinates of module on 63 gray levels of red, green, and blue, respectively.

 R_0 G_0 B_0 : area of triangle defined by R_0 , G_0 , B_0

R G B: area of triangle defined by R, G, B





Approval

8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the lamp wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of lamp will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with inverter. Do not disassemble the module or insert anything into the Backlight unit.



Approval

9. PACKING 9.1 CARTON






Figure. 9-1 Packing method



Approval

9.2 PALLET




Figure. 9-2 Packing method




Approval


10. DEFINITION OF LABELS

10.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N156B3 L04
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 1~9, for 2001~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



Approval

10.2 CARTON LABEL

CHI MEI OPTOELECTRONICS
PO.NO
Carton ID. Quantities 20
Made in XXXX RoHS

