( ) Preliminary Specification
(V) Final Specification

Module	**27.0” Color TFT-LCD**
Model Name	**M270DAN02.3**

Customer	**Date**	**Approved by**	**Date**
			Jan 19, 2015
Approved by		**Prepared by**	**Date**
			Jan 18, 2015
Note: This Specification is subject to change without notice.		AU Optronics corporation	

Contents

1 Handling Precautions 4
2 General Description 5
2.1 Display Characteristics 5
2.2 Absolute Maximum Rating of Environment 6
2.3 Optical Characteristics 7
3 TFT-LCD Module 12
3.1 Block Diagram 12
3.2 Interface Connection 13
3.2.1 Connector Type 13
3.2.2 Connector Pin Assignment 13
3.3.1 Absolute Maximum Rating 18
3.3.2 Recommended Operating Condition 18
3.4 Signal Characteristics 19
3.4.1 LCD Pixel Format 19
3.4.2 LVDS Data Format 20
3.4.3 Color versus Input Data 21
3.4.4 LVDS Specification 22
3.4.5 Input Timing Specification 24
3.4.6 Input Timing Diagram 25
3.4.7 3D Control 26
3.5 Power ON/OFF Sequence 27
4 Backlight Unit 28
4.1 Block Diagram 28
4.2 Interface Connection 29
4.2.1 Connector Type 29
4.2.2 Connector Pin Assignment 31
4.3 Electrical Characteristics 32
4.3.1 Absolute Maximum Rating 32
4.3.2 Recommended Operating Condition 32
5 Reliability Test 34
6 Shipping Label 35
7 Mechanical Characteristics 36
8 Packing Specification 38
8.1 Packing Flow 38
8.2 Pallet and shipment information 39

Record of Revision

Version	Date	Page	Old description	New Description	Remark
0.1	2014/5/19	All	First version release	-	
0.2	2014/8/6	5	The power consumption of BLU is 26.1W@120mA	The power consumption of BLU is 23.2W @110mA	
		32	The recommended BLU operating condition as below table	The recommended BLU operating condition as below table 	
0.3	2014/10/7	5, 39	The weight of panel is 2070g	The weight of panel is 2110g	
	2014/10/7	24	The input timing specfication is same as below. 	Update input timing specfication is noted in red. 	
	2014/10/7	27	The minimum and maxmum of T6 is 5ms and 150ms individually.	Remove definition of T6	
0.4	2014/12/4	24	The original timing table as follows 	The new timing table as follows 	
			-	Added note3-3 and revised note3-5	
1.0	2015/1/19	7	The orignal color coordinates 	Updated color coordinates	
		17/ 31/ 37	The orignal PCBA mylar size 	Revised PCBA mylar size	
		36	The original user hole is M3	The new user hole is M2	

1 Handling Precautions

1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
7) Do not open or modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) In case a TFT-LCD Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the LED lightbar edge. Otherwise the TFT-LCD Module may be damaged.
10) Insert or pull out the interface connector, be sure not to rotate nor tilt it of the TFT-LCD Module.
11) Do not twist nor bend the TFT -LCD Module even momentary. It should be taken into consideration that no bending/twisting forces are applied to the TFT-LCD Module from outside. Otherwise the TFT-LCD Module may be damaged.
12) Please avoid touching COF position while you are doing mechanical design.
13) When storing modules as spares for a long time, the following precaution is necessary:
Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5℃ and 35℃ at normal humidity.

2 General Description

This specification applies to the 27.0 inch wide Color a-Si TFT-LCD Module M270DAN02.3. The display supports the QHD - 2560(H) x 1440(V) screen format and 16.7M colors (8bits RGB data input). The input interface is 8 port LVDS and this module doesn′ t contain an driver board for backlight.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25℃ condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	684.7 (27.0")
Active Area	[mm]	596.74 (H) x 335.66 (V)
Pixels H x V	-	2560(x3) x 1440
Pixel Pitch	[um]	233.1 (per one triad) ×233.1
Pixel Arrangement	-	R.G.B. Vertical Stripe
Display Mode	-	Normally Black
White Luminance (Center)	[cd/m^2]	350 cd/m2 (Typ.)
Contrast Ratio	-	1000 (Typ.)
Response Time	[msec]	12ms (Typ., G/G)
Power Consumption (LCD Module + Backligh unit)	[Watt]	28.5W (Typ.) LCD module : PDD (Typ.)=5.3W @ white pattern,Fv=144Hz Backlight unit : P_{BLU} (Typ.) =23.2W @ I_s =110mA
Weight	[Grams]	2110g
Outline Dimension	[mm]	613.6 (H)X356.8(V) x 10.4(D) Typ
Electrical Interface	-	8 channel LVDS (8bits RGB data input)
Support Color	-	16.7M colors
Surface Treatment	-	Anti-Glare, 3H
Temperature Range Operating Storage (Shipping)	 [^{o}C] [^{o}C]	 0 to +50 -20 to +60
RoHS Compliance	-	RoHS Compliance
TCO Compliance	-	TCO 6.0 Compliance

2.2 Absolute Maximum Rating of Environment

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min.	Max.	Unit	Remark
TOP	Operating Temperature	0	+50	[°C]	***Note 2-1***
TGS	Glass surface temperature (operation)	0	+65	[°C]	***Note 2-1*** *Function judged only*
HOP	Operation Humidity	5	90	[%RH]	***Note 2-1***
TST	Storage Temperature	-20	+60	[°C]	
HST	Storage Humidity	5	90	[%RH]	

Note 2-1: Temperature and relative humidity range are shown as the below figure.

1. 90% RH Max (Ta ≦39℃)
2. Max wet-bulb temperature at 39℃ or less. (Ta ≦39℃)
3. No condensation



Operating Range Storage Range +

2.3 Optical Characteristics

The optical characteristics are measured on the following test condition.

Test Condition:

1. Equipment setup: Please refer to ***Note 2-2***.
2. Panel Lighting time: 30 minutes
3. VDD=12.0V, Fv=144Hz, ,Is=110mA, Ta=25℃

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
L_w	White Luminance (Center of screen)		280	350	-	[cd/m2]	***Note 2-2*** *By SR-3*
L_{uni}	Luminance Uniformity (9 points)		75	80	-	[%]	***Note 2-3*** *By SR-3*
CR	Contrast Ratio (Center of screen)		600	1000	-	-	***Note 2-4*** *By SR-3*
θ_R	Horizontal Viewing Angle (CR=10)	Right	75	89	-	[degree]	***Note 2-5*** *By SR-3*
θ_L		Left	75	89	-		
Φ_H	Vertical Viewing Angle (CR=10)	Up	75	89	-		
Φ_L		Down	75	89	-		
θ_R	Horizontal Viewing Angle (CR=5)	Right	75	89	-		
θ_L		Left	75	89	-		
Φ_H	Vertical Viewing Angle (CR=5)	Up	75	89	-		
Φ_L		Down	75	89	-		
-	Response Time	Gray to Gray	-	12	-	[msec]	***Note 2-6*** *By TRD-100*
R_x	Color Coordinates (CIE 1931)	Red x	0.629	0.659	0.689	-	*By SR-3*
R_y		Red y	0.302	0.332	0.362		
G_x		Green x	0.272	0.302	0.332		
G_y		Green y	0.600	0.630	0.660		
B_x		Blue x	0.119	0.149	0.179		
B_y		Blue y	0.022	0.052	0.082		
W_x		White x	0.283	0.313	0.343		
W_y		White y	0.299	0.329	0.359		
sRGB coverage ratio			-	100	-	[%]	*By SR-3*
CT	Crosstalk		-	-	1.5	[%]	***Note 2-7*** *By SR-3*
F_{dB}	Flicker (Center of screen)		-	-	-20	[dB]	***Note 2-8*** *By SR-3*

Note 2-2: Equipment setup :



Note 2-3: Luminance Uniformity Measurement

Definition:

$$\text{Luminance Uniformity} = \frac{\text{Minimum Luminance of 9 Points (P1 ~ P9)}}{\text{Maximum Luminance of 9 Points (P1 ~ P9)}}$$

a.Test pattern: White Pattern



Note 2-4: Contrast Ratio Measurement

Definition:

$$\text{Contrast Ratio} = \frac{\text{Luminance of White pattern}}{\text{Luminance of Black pattern}}$$

a. Measured position: Center of screen (P5) & perpendicular to the screen (θ=Φ=0°)

Note 2-5: Viewing angle measurement

Definition: The angle at which the contrast ratio is greater than 10 & 5 .

a. Horizontal view angle: Divide to left & right (θ_L & θ_R)
Vertical view angle: Divide to up & down (Φ_H &Φ_L)



Note 2-6: Response time measurement

The output signals of photo detector are measured when the input signals are changed from “Black” to “White” (rising time, T_R), and from “White” to “Black” (falling time, T_F), respectively. The response time is interval between the 10% and 90% of optical response. (*Black & White color definition: Please refer section*



The gray to gray response time is defined as the following table. The algorithm is ┃Gray Level A – Gray Level B ┃ ≧256.

Gray Level to Gray Level		Falling Time				
		G0	G63	G127	G191	G255
Rising Time	G0					
	G63					
	G127					
	G191					
	G255					

- T_{GTG_typ} is the total average time at rising time and falling time of gray to gray.
- T_{GTG_max} is the maximum time at rising time or falling time of gray to gray.

Note 2-7: Crosstalk measurement

Definition:

$CT = Max. (CT_H, CT_V)$;

Where

a.Maximum Horizontal Crosstalk :

$CT_H = Max. (| Y_{BL} – Y_{AL} | / Y_{AL} \times 100\ \%, | Y_{BR} – Y_{AR} | / Y_{AR} \times 100\ \%)$;

Maximum Vertical Crosstalk:

$CT_V = Max. (| Y_{BU} – Y_{AU} | / Y_{AU} \times 100\ \%, | Y_{BD} – Y_{AD} | / Y_{AD} \times 100\ \%)$;

b. Y_{AU}, Y_{AD}, Y_{AL}, Y_{AR} = Luminance of measured location without Black pattern

Y_{BU}, Y_{BD}, Y_{BL}, Y_{BR} = Luminance of measured location with Black pattern

Note 2-8: Flicker measurement

a. Test pattern: It is listed as following.



Gray level = L0

Gray level = L127

R: Red, G: Green, B:Blue

b. Measured position: Center of screen (P5) & perpendicular to the screen (θ=Φ=0°)

3 TFT-LCD Module

3.1 Block Diagram

The following shows the block diagram of the 27.0 inch Color TFT-LCD Module.



3.2 Interface Connection

3.2.1 Connector Type

TFT-LCD Connector	Manufacturer	STM	Starconn
	Part Number	MSCKT2407P30HB (CN1 / CN2 / CN3)	115F40-R000RA-M3 (CN4)
Mating Connector	Manufacturer	STM or compatible	JAE or compatible
	Part Number	PK2407P30V	FI-NX40HL

3.2.2 Connector Pin Assignment

CN1

PIN #	Symbol	Description	Remark
1	R1_0N	Negative LVDS differential data input (Port1 data)	
2	R1_0P	Positive LVDS differential data input (Port1 data)	
3	R1_1N	Negative LVDS differential data input (Port1data)	
4	R1_1P	Positive LVDS differential data input (Port1 data)	
5	R1_2N	Negative LVDS differential data input (Port1 data)	
6	R1_2P	Positive LVDS differential data input (Port1 data)	
7	GND	Ground	
8	R1_CLKN	Negative LVDS differential clock input (Port1 clock)	
9	R1_CLKP	Positive LVDS differential clock input (Port1 clock)	
10	GND	Ground	
11	R1_3N	Negative LVDS differential data input (Port1 data)	
12	R1_3P	Positive LVDS differential data input (Port1 data)	
13	NC	No connection (for AUO test only. Do not connect)	
14	NC	No connection (for AUO test only. Do not connect)	
15	GND	Ground	
16	R2_0N	Negative LVDS differential data input (Port2 data)	
17	R2_0P	Positive LVDS differential data input (Port2 data)	
18	R2_1N	Negative LVDS differential data input (Port2 data)	
19	R2_1P	Positive LVDS differential data input (Port2 data)	
20	R2_2N	Negative LVDS differential data input (Port2 data)	
21	R2_2P	Positive LVDS differential data input (Port2 data)	
22	GND	Ground	
23	R2_CLKN	Negative LVDS differential clock input (Port2 clock)	
24	R2_CLKP	Positive LVDS differential clock input (Port2 clock)	
25	GND	Ground	
26	R2_3N	Negative LVDS differential data input (Port2 data)	

27	R2_3P	Positive LVDS differential data input (Port2 data)	
28	NC	No connection (for AUO test only. Do not connect)	
29	NC	No connection (for AUO test only. Do not connect)	
30	NC	No connection (for AUO test only. Do not connect)	

CN2

PIN #	Symbol	Description	Remark
1	R3_0N	Negative LVDS differential data input (Port3 data)	
2	R3_0P	Positive LVDS differential data input (Port3 data)	
3	R3_1N	Negative LVDS differential data input (Port3 data)	
4	R3_1P	Positive LVDS differential data input (Port3 data)	
5	R3_2N	Negative LVDS differential data input (Port3 data)	
6	R3_2P	Positive LVDS differential data input (Port3 data)	
7	GND	Ground	
8	R3_CLKN	Negative LVDS differential clock input (Port3 clock)	
9	R3_CLKP	Positive LVDS differential clock input (Port3 clock)	
10	GND	Ground	
11	R3_3N	Negative LVDS differential data input (Port3 data)	
12	R3_3P	Positive LVDS differential data input (Port3 data)	
13	NC	No connection (for AUO test only. Do not connect)	
14	NC	No connection (for AUO test only. Do not connect)	
15	GND	Ground	
16	R4_0N	Negative LVDS differential data input (Port4 data)	
17	R4_0P	Positive LVDS differential data input (Port4 data)	
18	R4_1N	Negative LVDS differential data input (Port4 data)	
19	R4_1P	Positive LVDS differential data input (Port4 data)	
20	R4_2N	Negative LVDS differential data input (Port4 data)	
21	R4_2P	Positive LVDS differential data input (Port4 data)	
22	GND	Ground	
23	R4_CLKN	Negative LVDS differential clock input (Port4 clock)	
24	R4_CLKP	Positive LVDS differential clock input (Port4 clock)	
25	GND	Ground	
26	R4_3N	Negative LVDS differential data input (Port4 data)	
27	R4_3P	Positive LVDS differential data input (Port4 data)	
28	NC	No connection (for AUO test only. Do not connect)	
29	NC	No connection (for AUO test only. Do not connect)	
30	Polarity_SYNC	Polarity_SYNC (O)	

CN3

PIN #	Symbol	Description	Remark
1	R5_0N	Negative LVDS differential data input (Port5 data)	
2	R5_0P	Positive LVDS differential data input (Port5 data)	
3	R5_1N	Negative LVDS differential data input (Port5 data)	
4	R5_1P	Positive LVDS differential data input (Port5 data)	
5	R5_2N	Negative LVDS differential data input (Port5 data)	
6	R5_2P	Positive LVDS differential data input (Port5 data)	
7	GND	Ground	
8	R5_CLKN	Negative LVDS differential clock input (Port5 clock)	
9	R5_CLKP	Positive LVDS differential clock input (Port5 clock)	
10	GND	Ground	
11	R5_3N	Negative LVDS differential data input (Port5 data)	
12	R5_3P	Positive LVDS differential data input (Port5 data)	
13	NC	No connection (for AUO test only. Do not connect)	
14	NC	No connection (for AUO test only. Do not connect)	
15	GND	Ground	
16	R6_0N	Negative LVDS differential data input (Port6 data)	
17	R6_0P	Positive LVDS differential data input (Port6 data)	
18	R6_1N	Negative LVDS differential data input (Port6 data)	
19	R6_1P	Positive LVDS differential data input (Port6 data)	
20	R6_2N	Negative LVDS differential data input (Port6 data)	
21	R6_2P	Positive LVDS differential data input (Port6 data)	
22	GND	Ground	
23	R6_CLKN	Negative LVDS differential clock input (Port6 clock)	
24	R6_CLKP	Positive LVDS differential clock input (Port6 clock)	
25	GND	Ground	
26	R6_3N	Negative LVDS differential data input (Port6 data)	
27	R6_3P	Positive LVDS differential data input (Port6 data)	
28	NC	No connection (for AUO test only. Do not connect)	
29	NC	No connection (for AUO test only. Do not connect)	
30	3D_EN	3D_EN (I)	

CN4

PIN #	Symbol	Description	Remark
1	R7_0N	Negative LVDS differential data input (Port7 data)	
2	R7_0P	Positive LVDS differential data input (Port7 data)	
3	R7_1N	Negative LVDS differential data input (Port7 data)	

4	R7_1P	Positive LVDS differential data input (Port7 data)	
5	R7_2N	Negative LVDS differential data input (Port7 data)	
6	R7_2P	Positive LVDS differential data input (Port7 data)	
7	GND	Ground	
8	R7_CLKN	Negative LVDS differential clock input (Port7 clock)	
9	R7_CLKP	Positive LVDS differential clock input (Port7 clock)	
10	GND	Ground	
11	R7_3N	Negative LVDS differential data input (Port7 data)	
12	R7_3P	Positive LVDS differential data input (Port7 data)	
13	NC	No connection (for AUO test only. Do not connect)	
14	NC	No connection (for AUO test only. Do not connect)	
15	GND	Ground	
16	R8_0N	Negative LVDS differential data input (Port8 data)	
17	R8_0P	Positive LVDS differential data input (Port8 data)	
18	R8_1N	Negative LVDS differential data input (Port8 data)	
19	R8_1P	Positive LVDS differential data input (Port8 data)	
20	R8_2N	Negative LVDS differential data input (Port8 data)	
21	R8_2P	Positive LVDS differential data input (Port8 data)	
22	GND	Ground	
23	R8_CLKN	Negative LVDS differential clock input (Port8 clock)	
24	R8_CLKP	Positive LVDS differential clock input (Port8 clock)	
25	GND	Ground	
26	R8_3N	Negative LVDS differential data input (Port8 data)	
27	R8_3P	Positive LVDS differential data input (Port8 data)	
28	NC	No connection (for AUO test only. Do not connect)	
29	NC	No connection (for AUO test only. Do not connect)	
30	NC	No connection (for AUO test only. Do not connect)	
31	NC	No connection (for AUO test only. Do not connect)	
32	NC	No connection (for AUO test only. Do not connect)	
33	NC	No connection (for AUO test only. Do not connect)	
34	GND	Ground	
35	GND	Ground	
36	NC	No connection (for AUO test only. Do not connect)	
37	VDD	Power Supply Input Voltage	
38	VDD	Power Supply Input Voltage	
39	VDD	Power Supply Input Voltage	
40	VDD	Power Supply Input Voltage	


40
1
30
1
30
1
30
1
SL
SL
BL
40
1
30
1
30
1
30
1

3.3 Electrical Characteristics

3.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

Symbol	Description	Min	Max	Unit	Remark
VDD	Power Supply Input Voltage	GND-0.3	14.0	[Volt]	Ta=25℃

3.3.2 Recommended Operating Condition

Symbol	Description	Min	Typ	Max	Unit	Remark
VDD	Power supply Input voltage	10.8	12.0	13.2	[Volt]	
IDD	Power supply Input Current (RMS)	-	0.44	0.94	[A]	VDD= 12.0V, White Pattern, Fv=**144**Hz
PDD	VDD Power Consumption	-	5.3	11.28	[Watt]	VDD= 12.0V, White Pattern, Fv=**144**Hz
IRush	Inrush Current	-	-	3.0	[A]	***Note 3-1***
VDDrp	Allowable VDD Ripple Voltage	-	-	VDD*10%	[mV]	VDD= 12.0V, White Pattern, Fv=**144**Hz

Note 3-1: Inrush Current measurement:

Test circuit:





The duration of VDD rising time: 470us.

3.4 Signal Characteristics

3.4.1 LCD Pixel Format

Following figure shows the relationship between the input signals and LCD pixel format.



Note 1: The module use 8port-LVDS interface.

Port 1：4N+1	N=0,~ 319 (1,5.. 1277pixel)
Port 2：4N+2	N=0,~ 319 (2,6.. 1278pixel)
Port 3：4N+3	N=0,~ 319 (3,7.. 1279pixel)
Port 4：4N+4	N=0,~ 319 (4,8.. 1280pixel)
Port 5：4N+1281	N=0,~ 319 (1281,1285.. 2557pixel)
Port 6：4N+1282	N=0,~ 319 (1282,1286.. 2558pixel)
Port 7：4N+1283	N=0,~ 319 (1283,1287.. 2559pixel)
Port 8：4N+1284	N=0,~ 319 (1284,1288.. 2560pixel)

3.4.2 LVDS Data Format



3.4.3 Color versus Input Data

The following table is for color versus input data (8bit). The higher the gray level, the brighter the color.

Color	Gray Level	Color Input Data																								Remark
		RED data (MSB:R7, LSB:R0)								GREEN data (MSB:G7, LSB:G0)								BLUE data (MSB:B7, LSB:B0)								
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0	
Black	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
White	-	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Gray 127	-	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	
Red	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L255	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Green	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L255	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
Blue	L0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Black
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	L255	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	

3.4.4 LVDS Specification

a. DC Characteristics:

Symbol	Description	Min	Typ	Max	Units	Condition
V_{TH}	LVDS Differential Input High Threshold	-	-	+100	[mV]	V_{CM} = 1.2V
V_{TL}	LVDS Differential Input Low Threshold	-100	-	-	[mV]	V_{CM} = 1.2V
$\lvert V_{ID} \rvert$	LVDS Differential Input Voltage	100	-	600	[mV]	
V_{CM}	LVDS Common Mode Voltage	+1.0	+1.2	+1.5	[V]	V_{TH}-V_{TL} = 200mV

LVDS Signal Waveform:



b. AC Characteristics:

Symbol	Description	Min	Max	Unit	Remark
F_{DEV}	Maximum deviation of input clock frequency during Spread Spectrum	-	± 3	%	
F_{MOD}	Maximum modulation frequency of input clock during Spread Spectrum	-	200	KHz	



< Spread Spectrum>

Fclk: LVDS Clock Frequency

3.4.5 Input Timing Specification

It only support DE mode, and the input timing are shown as the following table.

Symbol	Description		Min.	Typ.	Max.	Unit	Remark
Tv	Vertical Section	Period	1452	1481	8192	Th	
Tdisp (v)		Active	1440	1440	1440	Th	
Tblk (v)		Blanking	12	41	6752	Th	
Fv		Frequency	30	120	145	Hz	***Note 3-2***
Th	Horizontal Section	Period	359	360	1023	Tclk	
Tdisp (h)		Active	320	320	320	Tclk	
Tblk (h)		Blanking	39	40	703	Tclk	
Fh		Frequency	69.7	177.7	250.6	KHz	***Note 3-3***
Tclk	LVDS Clock	Period	11.1	15.6	39.9	ns	1/Fclk
Fclk		Frequency	25.0	64.0	90.0	MHz	***Note 3-4***

Note 3-2: The optimal Vertical Frequency is 119~145 Hz for best picture quality.

Note 3-3: The equation is listed as following. Please don't exceed the above recommended value.

Fh (Min.) = Fclk (Min.) / Th (Min.);
Fh (Typ.) = Fclk (Typ.) / Th (Typ.);
Fh (Max.)= Fclk (Max.) / Th (Min.);

Note 3-4: The equation is listed as following. Please don't exceed the above recommended value.

Fclk (Typ.) = Fv (Typ.) x Th (Typ.) x Tv (Typ.)
Fclk (Min.) <Fv x Th x Tv < Fclk (Max.)

3.4.6 Input Timing Diagram



3.4.7 3D Control

3.4.7.1. 3D control I/O Characteristics

Pin #	Symbol	I/O	Buffer	Description	Remark
CN2_pin 30	Polarity_SYNC	O	4mA	Frame Inversion polarity Index 3D_EN=L :1-frame inversion 3D_EN=H :2-frame inversion	***Note 3-5***
CN3_pin 30	3D_EN	I	IPL*	3D enable control signal	

* IPL : internal pull low

3.4.7.2. Absolute Maximum Rating

Symbol	Description	Min	Max	Unit	Remark
3D_EN	3D enable control signal	GND-0.3	5.0	[Volt]	Ta=25℃

3.4.7.3. Recommended Operating Condition

Symbol	Parameter	Condition	Rating			Unit
			Min	Typ	Max	
V_{IH}	Input High Voltage	-	2.0	-	3.6	V
V_{IL}	Input Low Voltage	-	0	-	0.8	V
V_{OH}	Output High Voltage	I_{OH} = 4mA	2.4	-	3.4	V
V_{OL}	Output Low Voltage	I_{OL} = -4mA	0	-	0.4	V

Note 3-5



3.5 Power ON/OFF Sequence

VDD power,LVDS signal and backlight on/off sequence are as following. LVDS signals from any system shall be Hi-Z state when VDD is off.



Power Sequence Timing

Symbol	Value			Unit	Remark
	Min.	Typ.	Max.		
T1	0.5	-	10	[ms]	
T2	0	-	50	[ms]	
T3	500	-	-	[ms]	
T4	100	-	-	[ms]	
T5	0		50	[ms]	***Note 3-6*** ***Note 3-7***
T7	1000	-	-	[ms]	

Note 3-6 : Recommend setting T5 = 0ms to avoid electronic noise when VDD is off.

Note 3-7 : During T5 period, please keep the level of input LVDS signals with Hi-Z state.

4 Backlight Unit

4.1 Block Diagram

The following shows the block diagram of 27 inch Backlight Unit. And it includes 68 LED in the LED light bar .(4 strings and 17 pcs LED of one string).



4.2 Interface Connection

4.2.1 Connector Type

Backlight Connector	Manufacturer	ENTERY
	Part Number	3707K-S06N-21R
Mating Connector	Manufacturer	ENTERY
	Part Number	H112K-P06N-13B (Locked Type)

Backlight Connector dimension:

Connector

3707K-S06N-21R





Mating Connector dimension:



4.2.2 Connector Pin Assignment

Pin#	Symbol	Description	Remark
1	Ch1	LED Current Feedback Terminal (Channel 1)	
2	Ch2	LED Current Feedback Terminal (Channel 2)	
3	V_{SLED}	LED Power Supply Voltage Input Terminal	
4	V_{SLED}	LED Power Supply Voltage Input Terminal	
5	Ch3	LED Current Feedback Terminal (Channel 3)	
6	Ch4	LED Current Feedback Terminal (Channel 4)	



4.3 Electrical Characteristics

4.3.1 Absolute Maximum Rating

Permanent damage may occur if exceeding the following maximum rating.

(Ta=25℃)

Symbol	Description	Min	Max	Unit	Remark
Is	LED String Current	0	150	[mA]	100% duty ratio
			300	[mA]	*Duty ratio≦ 10%* *Pulse time=10 ms*



Duty ratio= (A / B) X 100% ; (A: Pulse time, B: Period)

4.3.2 Recommended Operating Condition

(Ta=25℃)

Symbol	Description	Min.	Typ.	Max.	Unit	Remark
Is	LED String Current	-	110	120	[mA]	100% duty ratio of LED chip
Vs	LED String Voltage	47.6	52.7	57.8	[Volt]	Is=110mA @ 100% duty ratio; ***Note 4-1, Note 4-5***
ΔVs	Maximum Vs Voltage Deviation of light bar	-	-	3.4	[Volt]	Is=**110**mA @ 100% duty ratio; ***Note 4-2***
P_{BLU}	LED Light Bar Power Consumption	-	23.2	25.4	[Watt]	***Note 4-3***
LT_{LED}	LED Life Time	30,000	-	-	[Hour]	***Note 4-4***
OVP	Over Voltage Protection in system board	110% Vsmax	-	-	[Volt]	***Note 4-5***

Note 4-1: Vs (Typ.) = V_F (Typ.) X LED No. (one string);

a. V_F: LED chip forward voltage, V_F (Min.)=2.8 V, V_F(Typ.)=3.1V, V_F(Max.)=3.4V;

b. The same equation to calculate Vs(Min.) & Vs (Max.) for respective V_F (Min.) & V_F(Max.);



Note 4-2: ΔVs (Max.) = ΔV_F X LED No. (one string);

a. ΔV_F: LED chip forward voltage deviation; (0.2 V , each Bin of LED V_F)

Note 4-3: P_{BLU} (Typ.) = [Vs (Typ.) X Is (Typ.)] X 4

P_{BLU} (Max.) = [Vs (Max.) X Is (Typ.)] X 4

("4" is total LED Light bar string of single Backlight Unit.)

Note 4-4: Definition of life time:

a. Brightness of LED becomes to 50% of its original value

b. Test condition: Is = 110mA mA and 25℃ (Room Temperature)

Note 4-5: Recommendation for LED driver power design:

Due to there are electrical property deviation in LED & monitor set system component after long time operation. AUO strongly recommend the design value of LED driver board OVP (over voltage protection) should be 10% higher than max. value of LED string voltage (Vs) at least

Note 4-6: AUO strongly recommend "Analog Dimming" method for backlight brightness control for Wavy Noise Free. Otherwise, recommend that Dimming Control Signal (PWM signal) should be synchronized with Frame Frequency.

5 Reliability Test

AUO reliability test items are listed as following table. (*Bare Panel only*)

Items	Condition	Remark
Temperature Humidity Bias (THB)	Ta= 50℃, 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50℃, 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0℃, 300hours	
High Temperature Storage (HTS)	Ta= 60℃, 300hours	
Low Temperature Storage (LTS)	Ta= -20℃, 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 Grms Wave: Random Frequency: 10 - 200 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Thermal Shock Test (TST)	-20℃/30min, 60℃/30min, 100 cycles	***Note 5-1***
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 15KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	***Note 5-2***
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	
Altitude Test	Operation:18,000 ft Non-Operation:40,000 ft	

Note 5-1: a. A cycle of rapid temperature change consists of varying the temperature from -20℃ to 60℃, and back again. Power is not applied during the test.
b. After finish temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 5-2: EN61000-4-2, ESD class B: Certain performance degradation allowed
No data lost
Self-recoverable
No hardware failures.

6 Shipping Label

The label is on the panel as shown below:



Note 6-1: For Pb Free products, AUO will add for identification.

Note 6-2: For RoHS compatible products, AUO will add for identification.

Note 6-3: For China RoHS compatible products, AUO will add for identification.

Note 6-4: The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.

7 Mechanical Characteristics



Avoid stressing front bezel position when doing mechanical design

Avoid Touching COF Position When Doing Mechanical Design



8 Packing Specification

8.1 Packing Flow





8.2 Pallet and shipment information

Item	Specification			Remark
	Q'ty	Dimension	Weight (kg)	
Panel	1	613.6 (H)X356.8(V) x 10.4(D)	2.110	
Cushion	1	-	3.953	
Box	1	708(L)mm x 261(W)mm x 473(H)mm	1.378	without Panel & cushion
Packing Box	10 pcs/Box	708(L)mm x 261(W)mm x 473(H)mm	26.43	with panel & cushion
Pallet	1	1070(L)mm x 740(W)mm x 138(H)mm	14.8	
Pallet after Packing	8 boxes/pallet	1070(L)mm x 740(W)mm x 1060(H)mm	226.24	