

- ( ) Preliminary Specifications(V ) Final Specifications

Module	17.3"(17.26") FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B173HAN04.2 (H/W:0A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
		-		09/17/2018
Checked & Approved by	Date		Prepared by	Date
				<u>09/17/2018</u>
Note: This Specification is without notice.	subject to change		NBBU Marketi AU Optronics	

B173HAN04.2 Document Version : 1.0 1 of 30



## **Contents**

1.	Handling Precautions	4
2.	General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	Functional Block Diagram	11
4.	Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	. 12
	4.2 Absolute Ratings of Environment	. 12
<b>5</b> .	Electrical Characteristics	13
	5.1 TFT LCD Module	13
	5.2 Backlight Unit	
<b>6</b> .	Signal Interface Characteristic	17
	6.1 Pixel Format Image	. 17
	6.2 Integration Interface Requirement	. 18
	6.3 Interface Timing	20
	6.4 Power ON/OFF Sequence	21
<b>7</b> .	Panel Reliability Test	24
	7.1 Vibration Test	24
	7.2 Shock Test	24
	7.3 Reliability Test	. 24
8.	Mechanical Characteristics	25
	8.1 LCM Outline Dimension	25
9.	Shipping and Package	27
	9.1 Shipping Label Format	27
	9.2 Carton Package	. 27
	9.3 Shipping Package of Palletizing Sequence	27
10	. Appendix: EDID Description	28



## **Record of Revision**

Ve	rsion and Date	Page	Old description	New Description	Remark
1.0	2018/9/17	AII	Final Specification		

B173HAN04.2 Document Version : 1.0 3 of 30



#### AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 10)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 11)Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 12)Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

#### 2. General Description

B173HAN04.2 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 16.7M colors ( RGB 8-bit ) with LED backlight driving circuit. All input signals are eDP interface compatible.

B173HAN04.2 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specificatio	ns			
Screen Diagonal	[mm]	17.3"(17.26)				
Active Area	[mm]	381.888 x 21	14.812			
Pixels H x V		1920 x 3 (RC	GB) x 1080	1		
Pixel Pitch	[mm]	0.1989 x 0.1	989			
Pixel Format		R.G.B. Vertic	cal Stripe			
Display Mode		Normally Bla	ıck			
White Luminance (ILED=24mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	300 typ. (5 p 255 min. (5 p		• /		
Luminance Uniformity		1.25 max. (5	points)			
Contrast Ratio		800 typ				
Response Time	[ms]	25 typ.				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	7.0W max (max: inculd Logic@mosaic & BL power)				
Weight	[Grams]	500g max				
			Min.	Тур.	Max.	
Dhysical Cine	[mama]	Length	389.59	389.89	390.19	
Physical Size	[mm]	Width	226.71	227.01	227.31	
		Thickness	-	-	3.5	
Electrical Interface		2 Lane eDP	1.3	•	•	
Glass Thickness	[mm]	0.4				
Surface Treatment		Anti-Glare, F	lardness 3	Н		
Support Color		16.7M colors ( RGB 8-bit )				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Comp	liance			

B173HAN04.2 <u>Document Version : 1.0</u> 5 of 30



#### 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumir ILED = 24r (Base Panel	nΑ		5 points average	255	300	-	cd/m <sup>2</sup>	1, 4, 5
Viewing Ar	nale	heta r $ heta$ l	Horizontal (Right) CR = 10 (Left)	80 80	85 85	-	degree	4, 9
viewing Ai	igie	ψн ψ <sub>L</sub>	Vertical (Upper) CR = 10 (Lower)	80 80	85 85	-		4, 9
Luminance Un	niformity	δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ 13P	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR		600	800	-		4, 6
Cross talk		%				4		4, 7
Response Time		T <sub>RT</sub>	Rising + Falling	-	25	35	msec	4, 8
	White	Wx		0.283	0.313	0.343		
	VVIIILE	Wy		0.299	0.329	0.359		
Color /	Red	Rx		0.609	0.639	0.669		
Chromaticity	Neu	Ry		0.307	0.337	0.367		
Coodinates	Green	Gx	CIE 1931	0.291	0.321	0.351		4
	Oreen	Gy		0.581	0.611	0.641		
	Blue	Bx		0.123	0.153	0.183		
	Diue	Ву		0.02	0.05	0.08		
NTSC		%		-	72	-		

B173HAN04.2 Document Version: 1.0 6 of 30




#### AU OPTRONICS CORPORATION


Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance




#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



#### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$ 

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


#### Where

 $Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




#### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




**B173HAN04.2** <u>Document Version : 1.0</u> 9 of 30



#### AU OPTRONICS CORPORATION

Note 9: Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.




B173HAN04.2 <u>Document Version : 1.0</u> 10 of 30



AU OPTRONICS CORPORATION

#### 3. Functional Block Diagram

The following diagram shows the functional block of the 17.3 inches wide Color TFT/LCD 30 Pin





#### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions	
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2	

#### 4.2 Absolute Ratings of Environment


	<u> </u>				
Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	10	90	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



B173HAN04.2 **Document Version: 1.0** 12 of 30



AU OPTRONICS CORPORATION

#### 5. Electrical Characteristics

#### 5.1 TFT LCD Module


#### **5.1.1 Power Specification**


Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	ı	1.1	2.5	[Watt]	Note 1
IDD	IDD Current	ı	-	834	[mA]	Note 1
lRush	Inrush Current	ı	1	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : PDD(typ)@ mosaic pattern Maximum Power ; PDD(Max)@ R/G/B pattern Maximum Power IDD(Max)=PDD(Max) / VDD(Min)

Note 2: Measure Condition








#### 5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;

#### **Display Port main link signal:**




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	150		1320	mV

Follow as VESA eDP1.3 Standard



#### **Display Port AUX\_CH signal:**



	Display port AUX_CH						
		Min	Тур	Max	unit		
VCM	AUX DC Common Mode Voltage		0		V		
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	270		800	V		

Follow as VESA display port standard V1.3

#### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Follow as VESA display port standard V1.3

15 of 30 B173HAN04.2



#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	5.9	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =24 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED (Note 1)	6.0 Note 2	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	3.0	1	3.3	[Volt]	
LED Enable Input Low Level	VEED_EIN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level		3.0	1	3.3	[Volt]	Connector Interface
PWM Logic Input Low Level	VPWM_EN			0.5	[Volt]	(Ta=25°ℂ)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	-	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VLED at PWM duty ratio 100%

B173HAN04.2 <u>Document Version : 1.0</u>



#### 6. Signal Interface Characteristic

#### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1				1920
1st Line	R G B	R G B		R G B	R G B
			1		
			1		
			:		.
					.
					'
	'	'	1	<u>'</u>	'
1080th Line	R G B	R G B		R G B	R G B

B173HAN04.2 <u>Document Version : 1.0</u> 17 of 30

#### **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	eDP / 20765-030E-11A or compatible
Mating Housing/Part Number	I-PEX / 20453-030T-01 or compatible

#### 6.2.2 Pin Assignment


**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function	
1	DCR	DCR	
2	H_GND	High Speed Ground	
3	Lane1_N	Complement Signal Link Lane 1	
4	Lane1_P	True Signal Link Lane 1	
5	H_GND	High Speed Ground	
6	Lane0_N	Comp Signal Link Lane 0	
7	Lane0_P	True Signal Link Lane 0	
8	H_GND	High Speed Ground	
9	AUX_CH_P	True Signal Auxiliary Ch.	
10	AUX_CH_N	Comp Signal Auxiliary Ch.	
11	H_GND	High Speed Ground	
12	LCD_VCC	LCD logic and driver power	
13	LCD_VCC	LCD logic and driver power	
14	LCD_Self_Test	LCD Panel Self Test Enable	
15	LCD GND	LCD logic and driver ground	
16	LCD GND	LCD logic and driver ground	
17	HPD	HPD signale pin	
18	BL_GND	Backlight_ground	
19	BL_GND	Backlight_ground	
20	BL_GND	Backlight_ground	

B173HAN04.2 Document Version : 1.0 18 of 30



21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	NC
25	NC	NC
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	NC



Note1: Start from right side.

**Note2:** Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.

B173HAN04.2 <u>Document Version : 1.0</u>



AU OPTRONICS CORPORATION

#### **6.3 Interface Timing**

#### **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1920x1080 / 60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame	Rate	-	48	-	60	Hz
Clock fr	equency	1/ T <sub>Clock</sub>	144	-	144	MHz
	Period	T <sub>v</sub>	62	-	348	
Vertical	Active	T <sub>VD</sub>		1080		T <sub>Line</sub>
Section	Blanking	T <sub>VB</sub>	1142	-	1428	
	Period	T <sub>H</sub>	180	-	180	
Horizontal Active		T <sub>HD</sub>	1920		T <sub>Clock</sub>	
Section	Blanking	Тнв	2100	_	2100	

Note 1: The above is as optimized setting

B173HAN04.2 <u>Document Version : 1.0</u> 20 of 30




AU OPTRONICS CORPORATION

#### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

#### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

#### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only

B173HAN04.2 <u>Document Version : 1.0</u> 21 of 30



#### **Display Port Panel Power Sequence Timing Parameters**

Timing	Description	Dand bu		Limits		Matee
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX\_CH polling by the source immediately following LCD VDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.

Note 4:T8>T7

B173HAN04.2 <u>Document Version: 1.0</u>



#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply)	90% r. 10% VLED Lo	90% W 10%	
(Hot Plug)	T19	T20	

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	-
T16	10	2
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency

23 of 30



#### AU OPTRONICS CORPORATION

#### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

#### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 300h	
Thermal Shock Test	Ta=-20℃ to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LOD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


B173HAN04.2 Document Version: 1.0 24 of 30


AU OPTRONICS CORPORATION

# 8. Mechanical Characteristics


# 8.1 LCM Outline Dimension

3.50 Max.





10 50)



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



AU OPTRONICS CORPORATION

#### 9. Shipping and Package

### 9.1 Shipping Label Format





Manufactured MM/WW Model No: B173HAN04.2 AU Optronics






#### 9.2 Carton Package







#### 9.3 Shipping Package of Palletizing Sequence





#### 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
08	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	9D	10011101	157
0B	hex, LSB first	42	01000010	66
0C	32-bit ser#	00	0000000	0
0D	5- 21.55. ii	00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	11	00010001	17
11	Year of manufacture	1C	00011100	28
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	0000001	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	A5	10100101	165
15	Max H image size (rounded to cm)	26	00100110	38
16	Max V image size (rounded to cm)	16	00010110	22
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	96	10010110	150
1A	Blue/white low bits (Lower 2:2:2:2 bits)	75	01110101	117
1B	Red x (Upper 8 bits)	A3	10100011	163
1C	Red y/ highER 8 bits	56	01010110	86
1D	Green x	52	01010110	82
1E	Green y	9C	10011100	156
1F	Blue x	27	00100111	39
20	Blue y	0C	0000111	12
21	White x	50	01010000	80
22		54	01010000	
23	White y		00000000	84
24	Established timing 1	00		0
	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	1
27	04 1 17 1 70	01	00000001	1
28	Standard timing #2	01	00000001	1
29		01	00000001	1
2A	Standard timing #3	01	00000001	1



2B         01         00000001           2C         Standard timing #4         01         00000001           2D         01         00000001	1
<b>2D</b> 01 00000001	1
04 00000004	1
<b>2E</b> Standard timing #5 01 00000001	1
<b>2F</b> 01 00000001	1
<b>30</b> Standard timing #6 01 00000001	1
<b>31</b> 01 00000001	1
32 Standard timing #7 01 00000001	1
<b>33</b> 01 00000001	1
34 Standard timing #8 01 00000001	1
<b>35</b> 01 00000001	1
36 Pixel Clock/10000 LSB 40 01000000	64
<b>37</b> Pixel Clock/10000 USB 38 00111000	56
38         Horz active         Lower 8bits         80         10000000	128
39 Horz blanking Lower 8bits B4 10110100	180
3A HorzAct:HorzBlnk Upper 4:4 bits 70 01110000	112
3B Vertical Active Lower 8bits 38 00111000	56
3C Vertical Blanking Lower 8bits 3E 00111110	62
3D Vert Act : Vertical Blanking (upper 4:4 bit) 40 01000000	64
3E HorzSync. Offset 10 00010000	16
3F HorzSync.Width 10 00010000	16
40 VertSync.Offset: VertSync.Width 3E 00111110	62
41         Horz‖ Sync Offset/Width Upper 2bits         00         00000000           42         Horizontal Image Size Lower 8bits         7F         011111110	0
	126
	215
11 10 3331333	16
N # 15 1	0
7 00 0000000	0
47         Signal (non-intr, norm, no stero, sep sync, neg pol)         18         00011000           48         Detailed timing/monitor         40         01000000	24
49 descriptor #2 38 00111000	64 56
4A 80 10000000	128
4B B4 10110100	180
4C 70 01110000	112
4D 38 00111000	56
4E 5C 01011100	92
4F 41 01000001	65
<b>50</b> 10 00010000	16
51 10 00010000	16
52 3E 00111110	62
53 00 00000000	0
54 7E 01111110	126
55 D7 11010111	215
<b>56</b> 10 00010000	16
57 00 00000000	0
0.   00   0000000	
58 00 00000000	0

.0 29 of 30 B173HAN04.2 Document Version: 1.0

5A	Detailed timing/monitor	00	00000000	0
5B	descriptor #3	00	00000000	0
5C		00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	37	00110111	55
74	Manufacture P/N	33	00110011	51
75	Manufacture P/N	48	01001000	72
76	Manufacture P/N	41	01000001	65
77	Manufacture P/N	4E	01001110	78
78	Manufacture P/N	30	00110000	48
79	Manufacture P/N	34	00110100	52
7A	Manufacture P/N	2E	00101110	46
7B	Manufacture P/N	32	00110010	50
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7F	Checksum	E6	11100110	230

B173HAN04.2 Document Version : 1.0 30 of 30