

AU OPTRONICS CORPORATION

() Preliminary Specifications (V) Final Specifications

Module	14.0"(13.97") HD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140XTN02.D (H/W:3A)
Note (

Customer	Date
Checked & Approved by	Date
Note: This Specification is without notice.	s subject to change

Approved by	Date			
Jonken Fan	<u>2015/03/23</u>			
Prepared by	Date			
Tony Chong	<u>2015/03/23</u>			
MPBU Marketing Division AU Optronics corporation				



AU OPTRONICS CORPORATION

Contents

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	
9.3 Shipping Package of Palletizing Sequence	
10. Appendix: EDID Description	30



AU OPTRONICS CORPORATION

Record of Revision

Version and Date Page		on and Date Page Old description		New Description	Remark
0.0	2014/07/11	All	First Edition for Customer		
0.1	2014/10/23	26~27		Update outline drawing	
0.2	2014/11/26	28, 30		Update label format & EDID	



AU OPTRONICS CORPORATION

1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

2. General Description

B140XTN02.D is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 HD, 1366(H) x768(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B140XTN02.D is designed for a display unit of notebook style personal computer and industrial machine.

2.1 General Specification

The following items are characteristics summary on the table at 25 $^{\circ}\mathrm{C}$ condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	354.95				
Active Area	[mm]	309.399 x 1	73.952			
Pixels H x V		1366 x 3(R	GB) x 768			
Pixel Pitch	[mm]	0.2265 x 0.	2265			
Pixel Format		R.G.B. Vert	ical Stripe			
Display Mode		Normally W	hite /			
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m ²]		points avera			
Luminance Uniformity		1.25 max. (5 points)			
Contrast Ratio		500 typ				
Response Time	[ms]	8 typ / 16 M	lax			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	2.9W max.	(Include Lo	gic and Blu p	ower)	
Weight	[Grams]	270 max.				
Physical Size	[mm]		Min.	Тур.	Max.	
Include bracket		Length	319.9	320.4	320.9	
		Width	204.6	205.1	205.6	
		Thickness 3.0				
Electrical Interface		1 Lane eDP				
Glass Thickness	[mm]	0.4				
Surface Treatment		Glare, Hardness 3H				
Support Color		262K colors (RGB 6-bit)				



AU OPTRONICS CORPORATION


Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25°C (Room Temperature):

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=25mA			5 points average	187	220		cd/m ²	1, 4, 5.
		heta R	Horizontal (Right)	40	45	-		
Viewing Ar	nale	heta L	CR = 10 (Left)	40	45	-	degree	
Viewing Ai	igie	ϕ н	Vertical (Upper)	10	15	-		4, 9
		$\phi_{ extsf{L}}$	CR = 10 (Lower)	30	35	-		
Luminance Un	iformity	δ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	δ 13P	13 Points	-	-	1.60		2, 3, 4
Contrast R	atio	CR		400	500	-		4, 6
Cross ta	lk	%		-	-	4		4, 7
Response ⁻	Time	T _{RT}	Rising + Falling	-	8	16	msec	4, 8
	Red	Rx		0.537	0.567	0.597		
		Ry		0.308	0.338	0.368		
		Gx		0.311	0.341	0.371		
Color /	Green	Gy		0.531	0.561	0.591		
Chromaticity Coodinates		Bx	CIE 1931	0.131	0.161	0.191		4
	Blue	Ву		0.102	0.132	0.162	-	
	White	Wx		0.283	0.313	0.343		
		Wy		0.299	0.329	0.359		
NTSC	•	%		-	45	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6	2	Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	= '	Minimum Brightness of thirteen points


Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

Note 5: Definition of Average Luminance of White (Y_L):

Measure the luminance of gray level 63 at 5 points $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)


$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where

Y_A = Luminance of measured location without gray level 0 pattern (cd/m₂)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m₂)

AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 30 Pin one channel Module





AU OPTRONICS CORPORATION

4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

5. Electrical Characteristics

5.1 TFT LCD Module

5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25 $^{\circ}\mathrm{C}$ and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-		0.7	[Watt]	Note 1
IDD	IDD Current	-		212	[mA]	Note 1
lRush	Inrush Current	-	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	1	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Black Pattern at 3.3V driving voltage. ($P_{max}=V_{3.3} \times I_{black}$)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

Display Port main link signal:




	Display port main link								
		Min	Тур	Max	unit				
VCM	RX input DC Common Mode Voltage		0		٧				
VDiff _{P-P}	Peak-to-peak Voltage at a receiving Device	120		1320	mV				

Fallow as VESA display port standard V1.1a



AU OPTRONICS CORPORATION

Display Port AUX CH signal:



Display port AUX_CH								
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		V			
VDiff _{P-P}	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V			

Fallow as VESA display port standard V1.1a.

Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.1a.



5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	1	-	2.2	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I _F =24 mA

Note 1: Calculator value for reference P_{LED} = VF (Normal Distribution) * IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED EN	2.2	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.6	[Volt]	Define as
PWM Logic Input High Level	VPWM E	2.5	-	5.0	[Volt]	Connector Interface (Ta=25°C)
PWM Logic Input Low Level	N	-	-	0.8	[Volt]	(1a-25c)
PWM Input Frequency	FPWM	150	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



6. Signal Interface Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1						13	66
1st Line	R G B	R G B		R	G	В	R	G B
								-
		1						
			•					
			:					
		1	1		1			1
	,	1			1			1
768th Line	R G B	R G B		R	G	В	R	G B



6.2 Integration Interface Requirement

6.2.1 Connector Description

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	JAE
Type / Part Number	JAE, HD2S030HA1
Mating Housing/Part Number	IPEX 20455-030E-12




6.2.2 Pin Assignment (1 Lane)


eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

	Symbol	Function
1	DCR_EN	Dynamic Contrast Ratio Input Level
2	H_GND	High Speed Ground
3	NC	No Connect
4	NC	No Connect
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Salf_Test	Reverse for AUO TEST only
15	LCD_GND	LCD logic and driver ground
16	LCD_GND	LCD logic and driver ground
17	HPD	HPD signal pin
18	BL_GND	Backlight ground
19	BL_GND	Backlight ground
20	BL_GND	Backlight ground
21	BL_GND	Backlight ground
22	BL_Enable	Backlight On / Off
23	BL_PWM_DIM	System PWM signal Input
24	NC	Reverse for AUO TEST only
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	No connect

AU OPTRONICS CORPORATION



Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.





AU OPTRONICS CORPORATION

6.3.1 Timing Characteristics

Basically, interface timings should match the 1366x768 /60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	- 60 -		Hz		
Clock frequency		1/ T _{Clock}	72.4	75	80	MHz	
	Period	T _V	790	808	768+A		
Vertical Section	Active	T_{VD}	768			T_{Line}	
Collon	Blanking	T_{VB}	22	40	Α		
	Period	T _H	1526	1547	1366+B		
Horizontal Section	Active	T_{HD}	1366			T_{Clock}	
	Blanking	T _{HB}	160	181	В		


Note 1: The above is as optimized setting

Note 2: The maximum clock frequency = (1366+B)*(768+A)*60<80MHz




AU OPTRONICS CORPORATION

6.4 Power ON/OFF Sequence Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation

Display Port AUX_CH transaction only:



Display port interface power up/down sequence, AUX CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Dond bu	Limits			Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

Note1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


Note 3: The sink must support AUX_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX_CH transaction with the time specified within T3 max.

⁻upon LCDVDD power on (with in T2 max)-when the "Novideostream_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

⁻when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.



Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	-
T15	10	-
T16	10	_
T17	10	-
T18	0.5	10
T19	1*	-
T20	1*	-

Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)

Seamless change: T19/T20 = 5xT_{PWM}

*T_{PWM}= 1/PWM Frequency

Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current I²t is under typical melt of fuse Spec. , there is no mentioned problem.



AU OPTRONICS CORPORATION

7. Panel Reliability Test

7.1 Vibration Test

Test Spec:

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

7.2 Shock Test

Test Spec:

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

8. Mechanical Characteristics

8.1 LCM Outline Dimension




Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B140XTB02.D Document Version: 0.2 Page 26 of 33



AU OPTRONICS CORPORATION



B140XTB02.D Document Version: 0.2 Page 27 of 33



9. Shipping and Package

9.1 Shipping Label Format




Manufactured xx/xx Model No: B140XTN02.D **AU Optronics** MADE IN CHINA (Z30)

H/W: 3A F/W:1




B140XTN02.D





9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
80	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	3C	00111100	60
0B	hex, LSB first	2D	00101101	45
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	17	00010111	23
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1F	00011111	31
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	BB	10111011	187
1A	Blue/white low bits (Lower 2:2:2:2 bits)	F5	11110101	245
1B	Red x (Upper 8 bits)	94	10010100	148
1C	Red y/ highER 8 bits	55	01010101	85
1D	Green x	54	01010100	84
1E	Green y	90	10010000	144
1F	Blue x	27	00100111	39
20	Blue y	23	00100011	35
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0
26	Standard timing #1	01	00000001	1
27		01	00000001	1



29	00	Chandand timing #0	01	0000001	
2A Standard timing #3 01 00000001 1 2B 01 00000001 1 2C Standard timing #4 01 00000001 1 2D 01 00000001 1 2E Standard timing #5 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 3 36 Pixel Clock/10000 LSB EC 11101100 236 37 Pixel Clock/10000 USB 1D 00011011 29 38 Horz Clock/10000 USB 1D 00011101 29 38 Horz Clock/10000 USB 1D 00011101 29 39 Horz Dlanking Lower 8bits 56 01010	28	Standard timing #2	01	00000001	1
2E		0: 1 1:: 1:: 1::			
2C Standard timing #4 01 00000001 1 2D Standard timing #5 01 00000001 1 2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 Standard timing #8 01 00000001 1 35 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB EC 1111100 236 37 Pixel Clock/10000 USB 1D 0001101 29 38 Horz active Lower 8bits 56 01010110 86 39 Horz blanking Lower 8bits E8 11101000 232 3A HorzActillorzBlnk Upper 4:4 bits 50 01010000 80		Standard timing #3		İ	
2E		2: 1 1:: 1 1/4		İ	-
2E Standard timing #5 01 00000001 1 2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 USB EC 11101100 236 37 Pixel Clock/10000 USB 1D 00011101 29 38 Horz active Lower 8bits 56 01010110 28 39 Horz blanking Lower 8bits E8 11101000 232 3A HorzAct:HorzBink Upper 4:4 bits 50 01010000 80 3B Vertical Blanking Lower 8bits E8 11101000 232 3B Vertical Blanking (upper 4:4 bit) 30 0011000 80 3C Vertical Blanking (upper 4:4 bit)<		Standard timing #4			
2F 01 00000001 1 30 Standard timing #6 01 00000001 1 31 01 00000001 1 32 Standard timing #7 01 00000001 1 33 01 00000001 1 34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB EC 11101100 236 37 Pixel Clock/10000 USB 1D 00011101 29 38 Horz active Lower 8bits 56 01010110 86 39 Horz blanking Lower 8bits E8 11101000 232 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Blanking Lower 8bits 1E 00011110 30 3C Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110			1		-
30 Standard timing #6		Standard timing #5			
31					1
32		Standard timing #6	1		1
33			01	İ	1
34 Standard timing #8 01 00000001 1 35 01 00000001 1 36 Pixel Clock/10000 LSB EC 11101100 236 37 Pixel Clock/10000 USB 1D 00011101 29 38 Horz active Lower 8bits 56 01010110 86 39 Horz blanking Lower 8bits E8 11101000 232 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 00 00000000 0 3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync. Width 16 00010110 22 40 VertSync. Offset : VertSync. Width 36 00110110 54 41 HorzsAvert Sync Offset/Width Upper 2bits 00 00000000 0 <th>32</th> <th>Standard timing #7</th> <th>01</th> <th>0000001</th> <th>1</th>	32	Standard timing #7	01	0000001	1
35	33		01	00000001	1
36 Pixel Clock/10000 LSB EC 11101100 236 37 Pixel Clock/10000 USB 1D 00011101 29 38 Horz active Lower 8bits 56 01010110 86 39 Horz blanking Lower 8bits 50 01010000 80 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 1E 00011110 30 3C Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync. Width 16 00010110 22 40 VertSync. Offset: VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD	34	Standard timing #8	01	00000001	1
37	35		01	00000001	1
38 Horz active Lower 8bits 56 01010110 86 39 Horz blanking Lower 8bits E8 11101000 232 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 00 00000000 0 3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync. Width 16 00010110 22 40 VertSync. Offset : VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizont	36	Pixel Clock/10000 LSB	EC	11101100	236
39 Horz blanking Lower 8bits E8 11101000 232 3A HorzAct:HorzBlnk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 00 000000000 0 3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync. Width 16 00010110 22 40 VertSync. Offset : VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0	37	Pixel Clock/10000 USB	1D	00011101	29
3A HorzAct:HorzBInk Upper 4:4 bits 50 01010000 80 3B Vertical Active Lower 8bits 00 00000000 0 3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act: Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync. Width 16 00010110 22 40 VertSync. Offset: VertSync. Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 <	38	Horz active Lower 8bits	56	01010110	86
3B Vertical Active Lower 8bits 00 000000000 0 3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync.Width 16 00010110 22 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24	39	Horz blanking Lower 8bits	E8	11101000	232
3C Vertical Blanking Lower 8bits 1E 00011110 30 3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync.Width 16 00010110 22 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000	3A	HorzAct:HorzBlnk Upper 4:4 bits	50	01010000	80
3D Vert Act : Vertical Blanking (upper 4:4 bit) 30 00110000 48 3E HorzSync. Offset 26 00100110 38 3F HorzSync.Width 16 00010110 22 40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4B	3B	Vertical Active Lower 8bits	00	00000000	0
3E HorzSync. Offset 26 00100110 38 3F HorzSync.Width 16 00010110 22 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4B 0F 00001111 15	3C	<u> </u>	1E	00011110	30
3F HorzSync.Width 16 00010110 22 40 VertSync.Offset: VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4B 0F 00001111 15	3D	Vert Act : Vertical Blanking (upper 4:4 bit)	30	00110000	48
40 VertSync.Offset : VertSync.Width 36 00110110 54 41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	3E	HorzSync. Offset	26	00100110	38
41 Horz‖ Sync Offset/Width Upper 2bits 00 00000000 0 42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	3F	HorzSync.Width	16	00010110	22
42 Horizontal Image Size Lower 8bits 35 00110101 53 43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	40	VertSync.Offset : VertSync.Width	36	00110110	54
43 Vertical Image Size Lower 8bits AD 10101101 173 44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
44 Horizontal & Vertical Image Size (upper 4:4 bits) 10 00010000 16 45 Horizontal Border (zero for internal LCD) 00 00000000 0 46 Vertical Border (zero for internal LCD) 00 00000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	42	Horizontal Image Size Lower 8bits	35	00110101	53
45 Horizontal Border (zero for internal LCD) 00 000000000 0 46 Vertical Border (zero for internal LCD) 00 000000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	43	Vertical Image Size Lower 8bits	AD	10101101	173
46 Vertical Border (zero for internal LCD) 00 000000000 0 47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
47 Signal (non-intr, norm, no stero, sep sync, neg pol) 18 00011000 24 48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	45	Horizontal Border (zero for internal LCD)	00	00000000	0
48 Detailed timing/monitor 00 00000000 0 49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	46	Vertical Border (zero for internal LCD)	00	00000000	0
49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24
49 descriptor #2 00 00000000 0 4A 00 00000000 0 4B 0F 00001111 15	48	Detailed timing/monitor	00	00000000	0
4A 00 00000000 0 4B 0F 00001111 15	49	descriptor #2	00		
4B 0F 00001111 15	4A		00		
	4B		1		
4C 00 00000000 0	4C			00000000	
4D 00 00000000 0	4D			İ	
4E 00 00000000 0	4E		1		
4F 00 00000000 0					
50 00 00000000 0					
51 00 00000000 0					
52 00 00000000 0					
53 00 00000000 0					



54		00	00000000	0
55		00	00000000	0
56		00	00000000	0
57		00	00000000	0
58		00	00000000	0
59		20	00100000	32
5A	Detailed timing/monitor	00	0000000	0
5B	descriptor #3	00	00000000	0
5C	accompton no	00	00000000	0
5D		FE	11111110	254
5E		00	0000000	0
5F	Manufacture	41	01000001	65
60	Manufacture	55	01010101	85
61	Manufacture	4F	01001111	79
62		0A	00001010	10
63		20	00100000	32
64		20	00100000	32
65		20	00100000	32
66		20	00100000	32
67		20	00100000	32
68		20	00100000	32
69		20	00100000	32
6A		20	00100000	32
6B		20	00100000	32
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		FE	11111110	254
70		00	00000000	0
71	Manufacture P/N	42	01000010	66
72	Manufacture P/N	31	00110001	49
73	Manufacture P/N	34	00110100	52
74	Manufacture P/N	30	00110000	48
75	Manufacture P/N	58	01011000	88
76	Manufacture P/N	54	01010100	84
77	Manufacture P/N	4E	01001110	78
78	Manufacture P/N	30	00110000	48
79	Manufacture P/N	32	00110010	50
7A	Manufacture P/N	2E	00101110	46
7B	Manufacture P/N	44	01000100	68
7C		20	00100000	32
7D		0A	00001010	10
7E	Extension Flag	00	00000000	0
7F	Checksum	A8	10101000	168



SUM

6400