

SPECIFICATION FOR APPROVAL

(●) Final Specification

Title	17.3" Full HD TFT LCD

BUYER	HP
MODEL	

SUPPLIER	LG Display Co., Ltd.
*MODEL	LP173WF2
Suffix	TPB2

^{*}When you obtain standard approval, please use the above model name without suffix

APPROVED BY SIGNATURE
Please return 1 copy for your confirmation with your signature and comments.

APPROVED BY	SIGNATURE				
J. Y. Lee / Manager					
REVIEWED BY					
S. W. Park / Engineer					
PREPARED BY					
H. M. Yoon / Engineer					
J. H. Shin / Engineer					
Product Engineering Dept. LG Display Co., Ltd					

Ver. 1.0 Dec. 14. 2010 1/35



Contents

No	ITEM	Page
	COVER	1
	CONTENTS	2
	RECORD OF REVISIONS	3
1	GENERAL DESCRIPTION	4
2	ABSOLUTE MAXIMUM RATINGS	5
3	ELECTRICAL SPECIFICATIONS	
3-1	ELECTRICAL CHARACTREISTICS	6-7
3-2	INTERFACE CONNECTIONS	8
3-3	eDP SIGNAL TIMING SPECIFICATION	9-10
3-4	SIGNAL TIMING SPECIFICATIONS	11
3-5	SIGNAL TIMING WAVEFORMS	11
3-6	COLOR INPUT DATA REFERNECE	12
3-7	POWER SEQUENCE	13
4	OPTICAL SFECIFICATIONS	15-18
5	MECHANICAL CHARACTERISTICS	19-22
6	RELIABLITY	28
7	INTERNATIONAL STANDARDS	
7-1	SAFETY	29
7-2	EMC	29
7-3	Environment	29
8	PACKING	
8-1	DESIGNATION OF LOT MARK	30
8-2	PACKING FORM	30
9	PRECAUTIONS	31-32
Α	APPENDIX. Enhanced Extended Display Identification Data	33-35




RECORD OF REVISIONS

Revision No	Revision Date	Page	Description	EDID ver
0.0	Nov. 09. 2010	-	First Draft (Preliminary Specification)	-
1.0	Dec. 14, 2010	-	Final Draft	1.0



1. General Description

The LP173WF2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in the normally white mode. This TFT-LCD has 17.3 inches diagonally measured active display area with FHD resolution (1920 horizontal by 1080 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors. The LP173WF2 has been designed to apply the interface method that enables low power, high speed, low EMI. The LP173WF2 is intended to support applications where thin thickness, high brightness are critical factors and graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP173WF2 characteristics provide an excellent flat display for office automation products such as Notebook PC.



General Features

Active Screen Size	17.3 inches diagonal
Outline Dimension	381.888(Typ. H) × 214.812(Typ. V) × 6.5(D, Max.) [mm]
Pixel Pitch	0.199 × 0.199 mm
Pixel Format	1920 horiz. by 1080 vert. Pixels RGB strip arrangement
Color Depth	6-bit, 262,144 colors
Luminance, White	400 cd/m ² (Typ.)
Power Consumption	Total 60Hz : 16.3W,Total 120Hz(+VBI32%) : 20 W (Typ.)
Weight	650g(Max.)
Display Operating Mode	Transmissive mode, normally white
Surface Treatment	Anti-Glare treatment of the front Polarizer
RoHS Compliance	Yes
BFR/PVC/As Free	Yes for all.

Ver. 1.0 Dec. 14. 2010 4/35




2. Absolute Maximum Ratings

The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Val	ues	Units	Notes	
Faranietei	Syllibol	Min	Max	Offics		
Power Input Voltage	VCC	-0.3	4.0	Vdc	at 25 ± 5°C	
Operating Temperature	Тор	0	50	°C	1	
Storage Temperature	Нѕт	-20	60	°C	1	
Operating Ambient Humidity	Нор	10	90	%RH	1	
Storage Humidity	Нѕт	10	90	%RH	1	

Note: 1. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be 39°C Max, and no condensation of water.



Ver. 1.0 Dec. 14. 2010 5/ 35



3. Electrical Specifications

3-1. Electrical Characteristics

The LP173WF2 requires two power inputs. The first logic is employed to power the LCD electronics and to drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.

Table 2. ELECTRICAL CHARACTERISTICS


Parameter		Symbol	Values			Unit	Natas
Parameter			Min	Тур	Max	Unit	Notes
LOGIC:			5.0	5.5	V	1	
Power Supply Input Voltage		Vcc					4.5
Power Supply Input Current (2D) Mosaic		ICC _60Hz	-	750	880	mA	
Power Supply Input Current (3D) Mosaic		ICC _120Hz + VBI 32%	-	1300	1500		2
Power Consumption (2D) Mosaic		Pcc _60Hz	-	3.8	4.4	w	2
Power Consumption(3D)	Mosaic	Pcc _120Hz+VB l32%	-	6.5	7.5		
Power Supply Inrush Current		ICC_P	-	-	2000	mA	4
eDP Impedance		ZeDP	90	100	110	Ω	5
BACKLIGHT : (with LED Driver)							
LED Power Input Voltage		VLED	7.0	12.0	21.0	V	6
LED Power Input Current		ILED	-	960	1000	mA	7
LED Power Consumption		PLED	-	11.5	12	W	7
LED Power Inrush Current		ILED_P	-	-	1000	mA	8
PWM Duty Ratio			5	-	100	%	9
PWM Jitter		-	0	-	0.2	%	10
PWM Impedance		Zpwm	450	500	550	k Ω	
PWM Frequency		Fрwм(2D)	200	-	1000	Hz	11
		Fрwм(3D)	90	-	120	Hz	12
PWM High Level Voltage		V_{PWM_H}	3.0	-	3.6	V	
PWM Low Level Voltage		V_{PWM_L}	0	-	0.3	V	
LED_EN Impedance		Zpwm	450	500	550	k Ω	
LED_EN High Voltage		VLED_EN_H	3.0	-	3.6	V	
LED_EN Low Voltage		VLED_EN_L	0	-	0.3	V	
Life Time			12,000	-	-	Hrs	13

Ver. 1.0 Dec. 14. 2010 6/ 35




Note)

- 1. The measuring position is the connector of LCM and the test conditions are under 25 ℃, fv = 60Hz.
- 2. The specified lcc current and power consumption are under the Vcc = 5V , $25\,^{\circ}$ C, fv = 60Hz or 120Hz+VBI condition.




4. The below figures are the measuring Vcc condition and the Vcc control block LGD used. The Vcc condition is same as the minimum of T1 at Power on sequence.



- 5. This impedance value is needed for proper display and measured from eDP Tx to the mating connector.
- 6. The measuring position is the connector of LCM and the test conditions are under 25 °C.
- 7. The current and power consumption with LED Driver are under the Vled = 12.0V, 25°C, Dimming of Max luminance and White pattern with the normal frame frequency operated(60Hz).
- 8. The below figures are the measuring VIed condition and the VIed control block LGD used.

VLED control block is same with Vcc control block.



- 9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
- 10. If Jitter of PWM is bigger than maximum, it may induce flickering.
- 11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for more consistent brightness control at any specific level desired.
- 12. If LCM want to B/L on/off concept for 3D operation.it has to be syncronized with 3D frame frequency.
- 13. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum value specified in table 7. under general user condition.

Ver. 1.0 Dec. 14. 2010 7/ 35



3-2. Interface Connections

This LCD employs two interface connections, a 50 pin connector used for the module electronics interface and the other connector used for the integral backlight system.

Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)


1	
1. LCD :	
3	
Lane3_N Signal Link Lane3 Including eDP Rec	
Signal Link Lane3 Signal Link Lane3 System : ANX9806	CIVCI.
GND Ground Grou	
Signal Link Lane2 P Signal Link Lane2 Gonnector] Ground JAE FI-VHP50 or equi 10 Lane1_N Signal Link Lane1 JAE FI-VHP50 or equi 11 Lane1_P Signal Link Lane1 [Mating Connector] 12 GND Ground [Mating Connector] JAE FI-VHP50 series 14 Lane0_P Signal Link Lane0 JAE FI-VHP50 series (micro-coax type) 15 GND Ground (micro-coax type) GND Ground (micro-coax type) GND Ground (micro-coax type) GND Ground (micro-coax type) GND Ground GND GND	or equivalent
Signal Link Lane2 P Signal Link Lane2	
JAE FI-VHP50 or equi 10 Lane1_N Signal Link Lane1 11 Lane1_P Signal Link Lane1 12 GND Ground 13 Lane0_N Signal Link Lane0 14 Lane0_P Signal Link Lane0 15 GND Ground 16 AUX_CH_P Signal Auxiliary Ch. 17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power 28 Vcc LCD logic input power 29 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power	
11 Lane1_P Signal Link Lane1 12 GND Ground [Mating Connector] 13 Lane0_N Signal Link Lane0 JAE FI-VHP50 series 14 Lane0_P Signal Link Lane0 (micro-coax type) 15 GND Ground 16 AUX_CH_P Signal Auxiliary Ch. 17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
12 GND Ground	valent
13 Lane0_N Signal Link Lane0 14 Lane0_P Signal Link Lane0 15 GND Ground 16 AUX_CH_P Signal Auxiliary Ch. 17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
14 Lane0_P Signal Link Lane0 15 GND Ground 16 AUX_CH_P Signal Auxiliary Ch. 17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
15 GND Ground Ground 16 AUX_CH_P Signal Auxiliary Ch. 17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power LCD logic input	or equivalent
15 GND Ground	
17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
17 AUX_CH_N Signal Auxiliary Ch. 18 GND Ground 19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power 28 LCD logic input power 29 Vcc LCD logic input power 20 LCD logic input power 21 LCD logic input power 22 LCD logic input power 23 LCD logic input power	gement]
19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
19 Vcc LCD logic input power 20 Vcc LCD logic input power 21 Vcc LCD logic input power 22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	1
21 Vcc	П
22 Vcc LCD logic input power 23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	View]
23 Vcc LCD logic input power -PJ-SLI MGQUIS 24 Vcc LCD logic input power -PJ-SLI MGQUIS 25 Vcc LCD logic input power -PJ-SLI MGQUIS 26 Vcc LCD logic input power -PJ-SLI MGQUIS 27 Vcc LCD logic input power -PJ-SLI MGQUIS 28 PJ-SLI MGQUIS 29 PJ-SLI MGQUIS 20 PJ-SLI MGQUIS 20 PJ-SLI MGQUIS 21 PJ-SLI MGQUIS 22 PJ-SLI MGQUIS 24 Vcc LCD logic input power -PJ-SLI MGQUIS 25 PJ-SLI MGQUIS 26 PJ-SLI MGQUIS 27 Vcc LCD logic input power -PJ-SLI MGQUIS 28 PJ-SLI MGQUIS 29 PJ-SLI MGQUIS 20 PJ-SLI MGQUIS 20 PJ-SLI MGQUIS 20 PJ-SLI MGQUIS 21 PJ-SLI MGQUIS 24 PJ-SLI MGQUIS 25 PJ-SLI MGQUIS 26 PJ-SLI MGGUIS 26 PJ-SLI MGGUIS 26 PJ-SLI MGGUIS 27 PJ-SLI MGGUIS 26 PJ-SLI MGGUIS 27 PJ-SLI MGGUIS 28 PJ-SLI MGGUIS 28 PJ-SLI MGGUIS 28 PJ-SLI MGGUIS 28 PJ-SLI MGGUIS 29 PJ-SLI MGGUIS 29 PJ-SLI MGGUIS 29 PJ-SLI MGGUIS 20 PJ-SLI MGGUIS 20	viewj
23 Vcc LCD logic input power 24 Vcc LCD logic input power 25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	Rear ViewIII II
25 Vcc LCD logic input power 26 Vcc LCD logic input power 27 Vcc LCD logic input power	
26 Vcc LCD logic input power 27 Vcc LCD logic input power	
27 Vcc LCD logic input power	
1.00 (1.11) (4.11) (4.10) (4.10) (4.11) (4.11) (4.11)	
28 Vcc LCD logic input power 29 GND Ground	
. h h	
30	
.	
32	
34 GND Ground	
35 HPD Hot plug Detection Pin	
36 GND Ground	
37 GND Ground	
38 GND Ground	
39 GND Ground	
40 LED_EN Backlight On/Off Control	
41 PWM PWM for luminance control	
42 NC Reserved	
43 NC Reserved	
44 GND Ground	
45 VLED Power Supply 7V-20V	
46 VLED LED Power Supply 7V-20V	
47 VLED Power Supply 7V-20V	
48 VLED Power Supply 7V-20V	
49 GND Ground	
50 2D_3D 2D/3D Contents communication(3D selection)	



3-3. eDP Signal Timing Specifications

3-3-1. DC Specification

The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.



Description	Symbol	Min	Max	Unit	Notes
Differential peak to peak input voltage		120	-	m\/	For high bit rate
Differential peak-to-peak Input voltage	VDIFF p-p	40	-	mV	For reduced bit rate
Rx DC common mode voltage	Vсм	0	2.0	V	-

3-3-2. AC Specification

The VESA Display Port related AC specification is compliant with the VESA Display Port Standard v1.1a.


Description	Symbol	Min	Тур	Max	Unit	Notes	
Unit Interval for high bit rate (2.7Gbps/lane)	UI_High_Rate	-	370	-	ps	Range is nominal ±350ppm. DisplayPort Link Rx does not require local crystal for link	
Unit Interval for high bit rate (1.62Gbps/lane)	UI_Low_Rate	-	617	-	ps	clock generation	
Lane-to-Lane skew	V Rx-SKEW- INTER_PAIR	ı	1	5200	ps	-	
Lana intra pair akaw	V Rx-SKEW-	1	ı	100	ps	For high bit rate	
Lane intra-pair skew	INTRA_PAIR	-	-	300	ps	For reduced bit rate	

Ver. 1.0 Dec. 14. 2010 9/ 35



3-3-3. Eye Diagram

The VESA Display Port related Eye Diagram is compliant with the VESA Display Port Standard v1.1a.



Main Link	Position	Spec.		
Lane 0	Point2	Min 150mV		
~	~			
Lane 3	Point4			
Lane 0	Point1	(2.7Gbps, min 188.33ps)		
~	~	min 188.33ps)		
Lane 3	Point3			

Ver. 1.0 Dec. 14. 2010 10/35



3-4. Signal Timing Specifications

This is the signal timing required at the input of the User connector. All of the interface signal timing should be satisfied with the following specifications and specifications of eDP Tx/Rx for its proper operation.

Table 4. TIMING TABLE


ITEM	Symbol		Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	f _{CLK}	-	37.1	100	MHz	2D (148.5MHz@60Hz) 3D (396MHz@120+VBI)
	Period	t _{HP}	520	550	550		
Hsync	Width	t_{WH}	5	11	11	tCLK	
	Width-Active	tw _{HA}	480	480	480		
	Period	$t_{\sf VP}$	1120	1125	1980		
Vsync	Width	t_{WV}	5	5	5	tHP	
	Width-Active	tw _{VA}	1080	1080	1080		
	Horizontal back porch	t _{HBP}	30	37	37	tCLK	
Data	Horizontal front porch	t _{HFP}	5	22	22	ICLK	
Enable	Vertical back porch	t _{VBP}	32	36	892	tHP	
	Vertical front porch	t _{VFP}	3	4	5	I ITP	

★ Normal 2D/3D DCLK

* VBI : Vertical Blanking Interval.

- 1) 2D : Frame freq.(60Hz), Dclk(148.5MHz) , Htotal(2200, B/I 88+44+148) , Vtotal(1125, B/I 4+5+36)
- 2) 3D : Frame freq.(120Hz), DcIk(396.4MHz) , Htotal(2080, B/I 20+20+120) ,Vtotal(1588, B/I 3+5+500) cf: B/I \rightarrow Blanking Interval (front porch + sync width + back porch)

3-5. Signal Timing Waveforms



Ver. 1.0 Dec. 14. 2010 11/ 35



3-6. Color Input Data Reference

The brightness of each primary color (red,green and blue) is based on the 6-bit gray scale data input for the color; the higher the binary input, the brighter the color. The table below provides a reference for color versus data input.

Table 5. COLOR DATA REFERENCE

									Inp	out Co	olor D	ata							
	Color			RE	D					GRE	EN					BL	UE		
		MSE						MSE					-4		_				LSB
	<u></u>	R 5	R 4	R 3	R 2	R 1				G 3	G 2	G 1		B 5	B 4	В3	B 2	B 1	B 0
	Black	0	0			0	0	0	0		0	0	0	0	0	0		0	0
	Red	1 	1	1		1	1	0	0	0	0	0	0	0		0		0	0
	Green	0	0	0			0	1 	1		1		1	0	0			0	0
Basic	Blue	0	0			0	0	0	0		0	0	0	1	. 1 		1	1	1
Color	Cyan	0	0	0		0	0	1	.1	1			1	1	. 1 		. 1 		1
	Magenta	1	1	.1	1	. 1	1	0	0	0	0	0	0	1		1	. 1	1	1
	Yellow	1	1	1		. 1	1	1	1	1				0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	RED (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (01)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
RED																			
	RED (62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	RED (63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	GREEN (01)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
GREEN																			
	GREEN (62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	GREEN (63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	BLUE (00)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	BLUE (01)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
BLUE		l															 		• • • • • •
	BLUE (62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	BLUE (63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1






Table 6. POWER SEQUENCE TABLE

Logic		Value		Lloito	LED			Units	
Parameter	Min.	Тур.	Max.	Units	Parameter	Min.	Тур.	Max.	Units
T ₁	0.5	-	10	ms	T ₉	200	ı	ı	ms
T ₂	100	-	200	ms	T ₁₀	0	ı	ı	ms
T ₃	50	75	-	ms	T ₁₁	0	ı	ı	ms
T ₄	0	-	-	ms	T ₁₂	0.5	ı	1	ms
T ₅	0	-	-	ms	T ₁₃	0	1	5000	ms
T_6	500	-	-	ms	T ₁₄	10	ı	ı	ms
T ₇	3	-	10	ms	T ₁₅	10	•	-	ms
T ₈	200	-	-	ms					

Note)


- 1. Do not insert the mating cable when system turn on.
- 2. Valid Data have to meet "3-3. eDP Signal Timing Specifications"
- 3. LVDS, LED_EN and PWM need to be on pull-down condition on invalid status.
- 4. LGD recommend the rising sequence of VLED after the Vcc and valid status of LVDS turn on.


Ver. 1.0 Dec. 14. 2010 13/ 35



※ The sequence specification of LED Driver operation (2D ↔ 3D)

LP173WF2 Model is supported to change the operation mode of LED Driver IC by control 2D/3D. When 2D/3D is changed, the operation of LED Driver should be operated by the below sequence.





Logic		Units		
Parameter	Min.	Тур.	Max.	Units
T16	15	-	-	ms
T17	15	1	-	ms

Note) When it is out of T16 or T17 spec, it can happened the phenomenon of Half Dark Screen or BL off.

Ver. 1.0 Dec. 14. 2010 14/ 35



4. Optical Specification

Optical characteristics are determined after the unit has been 'ON' and stable for approximately 20 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of Φ and Θ equal to 0° .

FIG. 1 presents additional information concerning the measurement equipment and method.




FIG. 1 Optical Characteristic Measurement Equipment and Method

Table 7. OPTICAL CHARACTERISTICS

Ta=25°C, VCC=5.0V, fv=60Hz, f_{CLK}= 148.5MHz

D-		0		Values		l laita	Nata
Ра	rameter	Symbol	Min	Тур	Max	Units	Notes
Contrast Ratio		CR	500	-	-		1
Surface Lumina	nce, white	L _{WH}	340	400	-	cd/m ²	2
Luminance Vari	ation	$\delta_{ ext{WHITE}}$		1.4	1.6	.	3
Response Time	Black to White	$Tr_{R+}Tr_{D}$		5	12	ms	4
	Gray to Gray	$Tr_{R+}Tr_{D}$	-	4	6	ms	5
Color Coordinat	es						
	RED	RX	0.612	0.642	0.672	[
		RY	0.315	0.345	0.375		
	GREEN	GX	0.309	0.339	0.369		
		GY	0.590	0.620	0.650		
	BLUE	ВХ	0.118	0.148	0.178		
		BY	0.032	0.062	0.092		
	WHITE	WX	0.283	0.313	0.343		
		WY	0.299	0.329	0.359		
Viewing Angle							6
x ax	is, right(Φ =0 $^{\circ}$)	Θr	60			degree	
x ax	kis, left (Φ=180°)	Θl	60		-	degree	
y ax	kis, up (Φ=90°)	Θu	50	-		degree	
y axis, down (Φ =270°)		Θd	50	-	_	degree	
Gray Scale		[]	7
Color Gamut		C/G	-	72	-	%	

Ver. 1.0 Dec. 14. 2010 15/ 35



Note)

1. Contrast Ratio(CR) is defined mathematically as

2. Surface luminance is the average of 5 point across the LCD surface 50cm from the surface with all pixels displaying white. For more information see FIG 1.

3. The variation in surface luminance , The panel total variation (δ WHITE) is determined by measuring LN at each test position 1 through 13 and then defined as following numerical formula. For more information see FIG 2.

$$\delta \ \text{WHITE(} = \frac{\text{Maximum(L1,L2, ... L13) - Minimum(L1,L2, ... L13)}}{\text{Maximum(L1,L2, ... L13)}}$$

- 4. Response time is the time required for the display to transition from white to black (rise time, TrR) and from black to white(Decay Time, TrD). For additional information see FIG 3.
- 5. The G to G (Gray to Gray) response time is defined as the following table and must be measured by switching the input signal for "Gray To Gray" under "ODC on" state.
- Gray step: 5 step
- TGTG (Typ) is the typical specification of total average time at rising time and falling time for 'Gray to Gray'.
- TGTG (Max) is the maximum specification of total average time at rising time and falling time for 'Gray to Gray'.

Gray to Gray		Rising Time							
Gray to Gr		G63	G47	G31	G15	G0			
	G63								
	G47								
Falling Time	G31								
	G15								
	G0								

6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG 4.

Ver. 1.0 Dec. 14, 2010 16/ 35



7. Gray scale specification

* fV = 60Hz

Gray Level	Luminance [%] (Typ)			
LO	0.1			
L7	0.8			
L15	4.25			
L23	10.9			
L31	21			
L39	34.8			
L47	52.5			
L55	74.2			
L63	100			

H,V: ACTIVE AREA A: H/4 mm B: V/4 mm C: 10 mm D: 10 mm

POINTS: 13 POINTS



Product Specification

FIG. 2 Luminance

<Measuring point for Average Luminance & measuring point for Luminance variation>






FIG. 3 Response Time

The response time is defined as the following figure and shall be measured by switching the input signal for "black" and "white".





Ver. 1.0 Dec. 14. 2010 18/ 35



5. Mechanical Characteristics

The contents provide general mechanical characteristics for the model LP173WF2. In addition the figures in the next page are detailed mechanical drawing of the LCD.


	Horizontal (A)	398.1 ± 0.50mm			
Outline Dimension	Vertical (B)	232.8 ± 0.50mm			
	Thickness	6.5mm(Max.)			
Bezel Area	Horizontal	1.5mm Min.(Lager than Active Display Area)			
	Vertical	1.5mm Min.(Lager than Active Display Area)			
Active Diepley Area	Horizontal	381.89mm			
Active Display Area	Vertical	214.81mm			
Weight	650g (Max.)				
Surface Treatment	Anti-Glare treatment of the front polarizer (Haze 44%)				

Ver. 1.0 Dec. 14. 2010 19/ 35



<FRONT VIEW>


Note) Unit:[mm], General tolerance: \pm 0.5mm






<REAR VIEW>

Note) Unit:[mm], General tolerance: \pm 0.5mm





[DETAIL DESCRIPTION OF SIDE MOUNTING SCREW]




- * Screw Length(A) : Max : 2.5, Min : 2.0
- * Screw Depth(B) : Min 2.5
- * Screw Torque : Max 2.5kgf.cm (Measurement Gauge:Torque Meter)

Notes: 1. Screw plated through the method of non-electrolytic nickel plating is preferred to reduce possibility that results in vertical and/or horizontal line defect due to the conductive particles from screw surface.

Ver. 1.0 Dec. 14. 2010 22/ 35




LGD Proposal for system cover design.(Appendix)



Ver. 1.0 Dec. 14. 2010 23/ 35




LGD Proposal for system cover design.






LGD Proposal for system cover design.





LGD Proposal for system cover design.

7 Checking the path of System LVDS Cable.




Notes

 At least 1.0mm gap (A) is required to secure from any damage by overlapping system cable and LCM (This overlap may cause a Abnormal Display after hinge test)

- 2."Flat" type of LVDS cable is more recommended than "Cylinderical" type.
- 3. Making LVDS Cable Guide will give better performance
- . (Refer to detail "A")







6. Reliability

Environment test condition

No.	Test Item	Conditions			
1	High temperature storage test	Ta= 60°C, 240h			
2	Low temperature storage test	Ta= -20°C, 240h			
3	High temperature operation test	Ta= 50°C, 50%RH, 240h			
4	Low temperature operation test	Ta= 0°C, 240h			
5	Vibration test (non-operating)	Sine wave, 5 ~ 150Hz, 1.5G, 0.37oct/min 3 axis, 30min/axis			
6	Shock test (non-operating)	 No functional or cosmetic defects following a shock to all 6 sides delivering at least 180 G in a half sine pulse no longer than 2 ms to the display module No functional defects following a shock delivering at least 200 g in a half sine pulse no longer than 2 ms to each of 6 sides. Each of the 6 sides will be shock tested with one each display, for a total of 6 displays 			
7	Altitude operating storage / shipment	0 ~ 10,000 feet (3,048m) 24Hr 0 ~ 40,000 feet (12,192m) 24Hr			

[{] Result Evaluation Criteria }

There should be no change which might affect the practical display function when the display quality test is conducted under normal operating condition.

Ver. 1.0 Dec. 14. 2010 28/ 35



7. International Standards

7-1. Safety

- a) UL 60950-1, Second Edition, Underwriters Laboratories Inc.
 Information Technology Equipment Safety Part 1: General Requirements.
- b) CAN/CSA C22.2 No.60950-1-07, Second Edition, Canadian Standards Association. Information Technology Equipment Safety Part 1 : General Requirements.
- c) EN 60950-1:2006 + A11:2009, European Committee for Electrotechnical Standardization (CENELEC). Information Technology Equipment Safety Part 1 : General Requirements.
- d) IEC 60950-1:2005, Second Edition, The International Electrotechnical Commission (IEC). Information Technology Equipment Safety Part 1 : General Requirements.

7-2. EMC

- a) ANSI C63.4 "American National Standard for Methods of Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electronic Equipment in the Range of 9 kHz to 40 GHz." American National Standards Institute (ANSI), 2003.
- b) CISPR 22 "Information technology equipment Radio disturbance characteristics Limit and methods of measurement." International Special Committee on Radio Interference (CISPR), 2005.
- c) CISPR 13 "Sound and television broadcast receivers and associated equipment Radio disturbance characteristics Limits and method of measurement." International Special Committee on Radio Interference (CISPR), 2006.

7-3. Environment

a) RoHS, Directive 2002/95/EC of the European Parliament and of the council of 27 January 2003

Ver. 1.0 Dec. 14, 2010 29/ 35



8. Packing

8-1. Designation of Lot Mark

a) Lot Mark

A B C D E F G H I J K L	М
---	---

A,B,C : SIZE(INCH) D : YEAR

E: MONTH $F \sim M$: SERIAL NO.

Note

1. YEAR

Year	2001	2002	2003	2004	2005	2006	2007	2008	2009	2010
Mark	1	2	3	4	5	6	7	8	9	0

2. MONTH

Month	Jan	Feb	Mar	Apr	May	Jun	Jul	Aug	Sep	Oct	Nov	Dec
Mark	1	2	3	4	5	6	7	8	9	Α	В	С

b) Location of Lot Mark

Serial No. is printed on the label. The label is attached to the backside of the LCD module. This is subject to change without prior notice.

8-2. Packing Form

a) Package quantity in one box : 20pcs

b) Box Size: 490mm X 390mm X 298mm

Ver. 1.0 Dec. 14. 2010 30/ 35



9. PRECAUTIONS

Please pay attention to the followings when you use this TFT LCD module.

9-1. MOUNTING PRECAUTIONS

- (1) You must mount a module using holes arranged in four corners or four sides.
- (2) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module. And the case on which a module is mounted should have sufficient strength so that external force is not transmitted directly to the module.
- (3) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to the resist external force.
- (4) You should adopt radiation structure to satisfy the temperature specification.
- (5) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (6) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment.
 Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (7) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front / rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (8) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (9) Do not open the case because inside circuits do not have sufficient strength.
- (10) When handling the LCD module, it needs to handle with care not to give mechanical stress to the PCB and Mounting Hole area."

9-2. OPERATING PRECAUTIONS

- (1) The spike noise causes the mis-operation of circuits. It should be lower than following voltage : $V=\pm\ 200mV(Over\ and\ under\ shoot\ voltage)$
- (2) Response time depends on the temperature.(In lower temperature, it becomes longer.)
- (3) Brightness depends on the temperature. (In lower temperature, it becomes lower.)

 And in lower temperature, response time(required time that brightness is stable after turned on) becomes longer.
- (4) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (5) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (6) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimized the interference.

Ver. 1.0 Dec. 14, 2010 31/35



9-3. ELECTROSTATIC DISCHARGE CONTROL

Since a module is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

9-4. PRECAUTIONS FOR STRONG LIGHT EXPOSURE

Strong light exposure causes degradation of polarizer and color filter.

9-5. STORAGE

When storing modules as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the module to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object.

 It is recommended that they be stored in the container in which they were shipped.

9-6. HANDLING PRECAUTIONS FOR PROTECTION FILM

- (1) When the protection film is peeled off, static electricity is generated between the film and polarizer. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.
- (2) The protection film is attached to the polarizer with a small amount of glue. If some stress is applied to rub the protection film against the polarizer during the time you peel off the film, the glue is apt to remain on the polarizer.
 - Please carefully peel off the protection film without rubbing it against the polarizer.
- (3) When the module with protection film attached is stored for a long time, sometimes there remains a very small amount of glue still on the polarizer after the protection film is peeled off.
- (4) You can remove the glue easily. When the glue remains on the polarizer surface or its vestige is recognized, please wipe them off with absorbent cotton waste or other soft material like chamois soaked with normal-hexane.

Ver. 1.0 Dec. 14, 2010 32/35



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 1/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	0	00	Header	00	00000000
	1	01	Header	FF	11111111
	2	02	Header	FF	11111111
ter	3	03	Header	FF	11111111
Header	4	0.4	Header	FF	11111111
H	5	05	Header	FF	11111111
	6	06	Header	FF	11111111
	7	07	Header	00	00000000
	8	08	ID Manufacture Name LGD	30	00110000
EDID	9	09	ID Manufacture Name	E4	11100100
ED	10	0A	ID Product Code 02C4h	C4	00000000
	11	OB	(Hex. LSB first)	02	00000000
	12	OC OC	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
er ion	13	OD OD	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
roduct Version	14	0E	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
2	15	OF	ID Serial No Optional ("00h" If not used, Number Only and LSB First)	00	00000000
Ş	16	10	Week of Manufacture - Optinal 00 weeks	00	00000000
lor	17	11	Year of Manufacture 2010 years	14	00010100
Vendor / Product Versiot	18	12	EDID structure version #= 1	01	00000001
2	19	13	EDID statetate version # = 1 EDID revision # = 4	04	00000100
2	20	14	Video input Definition = Input is a Digital Video signal Interface , Colo Bit Depth : 6 Bits per Primary Color , Digital	95	10010101
nete	21	15	Video Interface Standard Supported: DisplayPort is supported Horizontal Screen Size (Rounded cm) = 38 cm38 cm	26	00100110
1	22	16	Vertical Screen Size (Rounded cm) = 21 cm21 cm	15	00010101
m _c	23	17	Display Transfer Characteristic (Gamma) = (gamma*100)-100 = Example:(2.2*100)-100=120 = 2.2 Gamma	78	01111000
Display Parameters	24	Feature Support [Display Power Management(DPM): Standby Mode is not supported, Suspend Mode is not supported, Active Off = Very Low Power is not supported, Supported Color Encoding Formats: RGB 4:44 (Other Feature Support Flags: No_SRGB, Preferred Timing Mode, No_Display is continuous frequency (Multimode_Dase EDID and Extension Dlock).]	02	0000010	
S.	25	19	Red/Green Low Bits (RxRy/GxGy)	5F	00000000
Panel Color Coordinates	26	1A	Blue/White Low Bits (BxBy/WxWy)	35	00000101
đi	27	1B	Red X Rx = 0.642	A4	00000000
00	28	1C	Red Y Ry = 0.345	58	00000000
Ö	29	1D	Green X Gx = 0.339	56	00000000
for	30	1E	Green Y Gy = 0.620	9 E	00000000
્ટું	31	1F	Blue X Bx = 0.148	26	00000000
to to	32	20	Blue Y By = 0.062	0F	00000000
ii ii	33	21	White X Wx = 0.313	50	01010000
P	34	22	White Y Wy = 0.329	54	01010100
bl d in	35	23	Established timing 1 (Optional_00h if not used)	00	00000000
Establ ished Timin	36	24	Established timing 2 (Optional_00h if not used)	00	00000000
E is	37	25	Manufacturer's timings (Optional_00h if not used)	00	00000000
	38	26	Standard timing ID1 (Optional_01h if not used)	01	00000001
	39	27	Standard timing ID1 (Optional_01h if not used)	01	00000001
	40	28	Standard timing ID2 (Optional_01h if not used)	01	00000001
	41	29	Standard timing ID2 (Optional_01h if not used)	01	00000001
a	42	2A	Standard timing ID3 (Optional_01h if not used)	01	00000001
S	43	2B	Standard timing ID3 (Optional_01h if not used)	01	00000001
Standard Timing ID	44	2C	Standard timing ID4 (Optional_01h if not used)	01	00000001
Tii	45	2D	Standard timing ID4 (Optional_01h if not used)	01	00000001
d)	46	2E	Standard timing ID5 (Optional_01h if not used)	01	00000001
Tar	47	2F	Standard timing ID5 (Optional_01h if not used)	01	00000001
DIII O	48	30	Standard timing ID6 (Optional_01h if not used)	01	00000001
Sta	49	31	Standard timing ID6 (Optional_01h if not used)	01	00000001
•	50	32	Standard timing ID7 (Optional_01h if not used)	01	00000001
	51	33	Standard timing ID7 (Optional_01h if not used)	01	00000001
	52	34	Standard timing ID8 (Optional_01h if not used)	01	00000001
	53	35	Standard timing ID8 (Optional 01h if not used)	01	00000001

Ver. 1.0 Dec. 14. 2010 33/ 35



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 2/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	54	36	Pixel Clock/10,000 (LSB) 148.5 MHz @ 60Hz	02	00000010
	55	37	Pixel Clock/10,000 (MSB)	3A	00111010
	56	38	Horizontal Active (lower 8 bits) 1920 Pixels	80	10000000
	57	39	Horizontal Blanking(Thp-HA) (lower 8 bits) 280 Pixels	18	00011000
	58	3A	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	71	01110001
	59	3B	Vertical Avtive 1080 Lines	38	00111000
#E	60	3C	Vertical Blanking (Tvp-HA) (DE Blanking typ for DE only panels) 45 Lines	2D	00101101
Timing Descriptor #1	61	3D	Vertical Active: Vertical Blanking (Tvp-HA) (upper 4:4bits)	40	01000000
<u> </u>	62	3E	Horizontal Sync. Offset (Thfp) 88 Pixels	58	01011000
8	63	3F	Horizontal Sync Pulse Width (HSPW) 44 Pixels	2C	00101100
I &	64	40	Vertical Sync Offset(Tvfp) : Sync Width (VSPW) 4 Lines : 5 Lines	45	01000101
<u> </u>	65	41	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
<u>.</u>	66	42	Horizontal Image Size (mm) 382 mm	7 E	01111110
	67	43	Vertical Image Size (mm) 215 mm	D7	11010111
	68	44	Horizontal Image Size / Vertical Image Size	10	00010000
	69	45	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	70	46	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	71	47	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_NEG (outside of V-sync)]	19	00011001
	72	48	Pixel Clock/10,000 (LSB) 392.17 MHz @ 96Hz_VBI 45%	31	00000100
	73	49	Pixel Clock/10,000 (MSB)	99	01110100
	74	4A	Horizontal Active (lower 8 bits) 1920 Pixels	80	10000000
	75	4B	Horizontal Blanking(Thp-HA) (lower 8 bits) 160 Pixels	A0	00011000
	76	4C	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	70	01110001
#2	77	4D	Vertical Avtive 1080 Lines	38	00111000
à	78	4E	Vertical Blanking (Tvp-HA) (DE Blanking typ for DE only panels) 884 Lines	74	00101101
<u>.</u>	79 80	4F 50	Vertical Active : Vertical Blanking (Tvp-HA) (upper 4:4bits) Horizontal Sunc. Offset (Thfb) 48 Pixels	43 30	01000000 01011000
	81	51	Horizontal Sync. Offset (Thfp)	20	00101100
Timing Descriptor #2	82	52	Vertical Sync Offset(Tvfp) : Sync Width (VSPW) 3 Lines : 5 Lines	35	01000101
20	83	53	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
	84	54	Horizontal Image Size (mm) 382 mm	7 E	01111110
T.	85	55	Vertical Image Size (mm) 215 mm	D7	11010111
	86	56	Horizontal Image Size / Vertical Image Size	10	00010000
	87	57	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	88	58	Vertical Border = 0 (Zero for Notebook LCD)	00	00000000
	89	59	Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_NEG (outside of V-sync)]	19	00011001
	90	5A	Pixel Clock/10,000 (LSB) 396.35 MHz @ 120Hz_VBI 32%	D3	00000000
	91	5B	Pixel Clock/10,000 (MSB)	9A	00000000
	92	5C	Horizontal Active (lower 8 bits) 1920 Pixels	80	00000000
	93	5D	Horizontal Blanking(Thp-HA) (lower 8 bits) 160 Pixels	A0	00000000
	94	5E	Horizontal Active / Horizontal Blanking(Thp-HA) (upper 4:4bits)	70	00000000
#3	95	5F	Vertical Avtive 1080 Lines	38	00000000
tor	96	60	Vertical Blanking (Tvp-HA) (DE Blanking typ for DE only panels) 508 Lines	FC	00000000
<u> </u>	97	61	Vertical Active: Vertical Blanking (Tvp-HA) (upper 4:4bits)	41	00000000
380	98	62	Horizontal Sync. Offset (Thfp) 20 Pixels	14	00000000
Ď	99	63	Horizontal Sync Pulse Width (HSPW) 20 Pixels	14	00000000
Tinning Descriptor	100	64	Vertical Sync Offset(Tvfp): Sync Width (VSPW) 3 Lines: 5 Lines	35	00000000
	101	65	Horizontal Vertical Sync Offset/Width (upper 2bits)	00	00000000
7	102	66	Horizontal Image Size (mm) 382 mm	7E	00000000
	103	67	Vertical Image Size (mm) 215 mm	D7	00000000
	104 105	68	Horizontal Image Size / Vertical Image Size	10	00000000
	105	69 6A	Horizontal Border = 0 (Zero for Notebook LCD)	00	00000000
	106	6B	Vertical Border = 0 (Zero for Notebook LCD) Non-Interlace, Normal display, no stereo, Digital Separate [Vsync_NEG, Hsync_NEG (outside of V-sync)]	19	00000000
	107	JD.	professionation, frontian display, no stereo, Digital Separate [v synte_1420, risynte_1420 (Odiside Of V-synte)]	13	00000000

Ver. 1.0 Dec. 14. 2010 34/ 35



APPENDIX A. Enhanced Extended Display Identification Data (EEDID™) 3/3

	Byte (Dec)	Byte (Hex)	Field Name and Comments	Value (Hex)	Value (Bin)
	108	6C	Flag	00	00000000
	109	6D	Flag	00	00000000
	110	6E	Flag	00	00000000
	111	6 F	Data Type Tag (Alphanumeric Data String (ASCII String))	FE	11111110
	112	70	Flag	00	00000000
#4	113	71	Alphanumeric Data String (ASCII String) L	4 C	01001100
Timing Descriptor #4	114	72	Alphanumeric Data String (ASCII String)	50	01010000
ipt	115	73	Alphanumeric Data String (ASCII String) 1	31	00110001
scr	116	74	Alphanumeric Data String (ASCII String) 7	34	00110100
De	117	75	Alphanumeric Data String (ASCII String) 3	30	00110000
181	118	76	Alphanumeric Data String (ASCII String) W	57	01010111
nin	119	77	Alphanumeric Data String (ASCII String) F	44	01000100
Tü	120	78	Alphanumeric Data String (ASCII String)	31	00110001
	121	7 9	Alphanumeric Data String (ASCII String) -	2D	00101101
	122	7A	Alphanumeric Data String (ASCII String)	54	01010100
	123	7B	Alphanumeric Data String (ASCII String)	50	01010000
	124	7 C	Alphanumeric Data String (ASCII String) B	44	01000100
	125	7D	Alphanumeric Data String (ASCII String) 2	32	00110001
u a	126	7 E	Extension flag (# of optional 128 panel ID extension block to follow, Typ=0)	00	00000000
Che cksu m	127	7 F	Check Sum (The 1-byte sum of all 128 bytes in this panel ID block shall = 0)	49	01001001

Ver. 1.0 Dec. 14. 2010 35/ 35