

AU OPTRONICS CORPORATION

# ( V) Preliminary Specifications( ) Final Specifications

Module	14.0" QHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140QAN01.1(H/W:0A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
			<u>Jonken Fan</u>	<u>02/04/2015</u>
Checked & Approved by	Date		Prepared by	Date
			Evonne Chao	<u>02/04/2015</u>
Note: This Specification is subject to change without notice.			NBBU Market AU Optronics	



AU OPTRONICS CORPORATION

# **Contents**

1. Handling Precautions	4
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	16
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	28
9.3 Shipping Package of Palletizing Sequence	28
10. Appendix: EDID Description	28



AU OPTRONICS CORPORATION

# **Record of Revision**

Vei	rsion and Date	Page	Old description	New Description	Remark
0.1	2014/12/26	All	First Edition for Customer		
0.2	2015/02/04	28	9. Shipping and Package	Adding Label	



**AU OPTRONICS CORPORATION** 

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



**AU OPTRONICS CORPORATION** 

#### 2. General Description

B140QAN01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 QHD, 2560(H)x1440(V) screen and 16.7M colors (RGB 8-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140QAN01.1 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit		Specif	ications	
Screen Diagonal	[mm]	354.93			
Active Area	[mm]	309.35 X 1	74.01		
Pixels H x V		2560x3(RG	iB) x 1440		
Pixel Pitch	[mm]	0.12084 X	0.12084		
Pixel Format		R.G.B. Ver	tical Stripe		
Display Mode		Normally Black			
White Luminance (ILED=22mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]	340 typ. (5 points average)			
Luminance Uniformity		1.6 max. (5	points)		
Contrast Ratio		700 typ			
Response Time	[ms]	30 typ			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.			
Power Consumption (Note: 1)	[Watt]	5.49 (include logic and Blu power) (Note: 1)			
Weight	[Grams]	230 max.			
Physical Size	[mm]		Min.	Тур.	Max.
Include bracket		Length	319.9	320.4	320.9
		Width	204.6	205.1	205.6
		Thickness	-	-	2.6
Electrical Interface		4 Lane eDF	21.3	-	
Glass Thickness	[mm]	0.3t			
Surface Treatment		Anti - Glare	, Hardness	3H	
Support Color		8 bits			
Temperature Range	1001	0 to . 50			
Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60			
RoHS Compliance	I OI	RoHS Com	pliance		

Note1. AUO power consumption at typical mosaic Pattern.



#### AU OPTRONICS CORPORATION


# 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item			Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	TBD	340	-	cd/m <sup>2</sup>	1, 4, 5.
\(\frac{1}{2} \cdot \frac{1}{2} \cdot \frac{1}{2	Viewing Angle		Horizontal (Right) CR = 10 (Left)	-	85 85	-	degree	
Viewing Angle		Ψ <sub>H</sub> Ψ <sub>L</sub>	Vertical (Upper) CR = 10 (Lower)	-	85 85	- ,	degree	4, 9
Luminance Uniformity		$\delta_{5P}$	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ <sub>13P</sub>	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR		-	700	-		4, 6
Cross talk		%				4		4, 7
Response <sup>-</sup>	Response Time		Rising + Falling	- ,	30	35	msec	4, 8
	Red	Rx Rx		TBD	TBD	TBD		
	ried	Ry		TBD	TBD	TBD		
	Green	Gx		TBD	TBD	TBD		
Color / Chromaticity	Green	Gy		TBD	TBD	TBD		
Coodinates	Dluc	Bx	CIE 1931	TBD	TBD	TBD		4
	Blue	Ву		TBD	TBD	TBD		
	\\/\bita	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	=	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta_{W13} =$	= '	Minimum Brightness of thirteen points


#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



#### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $^{,}$   $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$ 

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




#### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






#### AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





AU OPTRONICS CORPORATION

## 3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 40 Pin

**TBD** 



AU OPTRONICS CORPORATION

#### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

#### **4.2 Absolute Ratings of Environment**


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+

#### 5. Electrical Characteristics

#### **5.1 TFT LCD Module**

#### 5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.84	[Watt]	Note 1
IDD	IDD Current	-	303	433	[mA]	Note 1
lRush	Inrush Current	-	-	1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Mosaic Pattern at 3.3V driving voltage. (P<sub>max</sub>=V<sub>3.3</sub> x I<sub>black</sub>)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

#### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

#### Display Port main link signal:




	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		V		
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV		

Fallow as VESA display port standard V1.3



AU OPTRONICS CORPORATION

### **Display Port AUX\_CH signal:**



	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		٧			
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	٧			

Fallow as VESA display port standard V1.3.

#### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2		2.5	V

Fallow as VESA display port standard V1.3.



AU OPTRONICS CORPORATION

# 5.2 Backlight Unit

#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.65	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2
						I <sub>F</sub> =20 mA

Note 1: Calculator value for reference  $P_{LED} = VF$  (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0 Note2	12.0	21.0	[Volt]	
LED Enable Input High Level	\// ED EN	2.2	-	3.3	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.6	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.2	-	3.3	[Volt]	Connector
PWM Logic Input Low Level		-	-	0.6	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5	1	100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm

Note 2: measured in panel VLED at PWM duty ratio 100%



## 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

**TBD** 



### 6.2 Integration Interface Requirement

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-040E-12R or compatible
Mating Housing/Part Number	IPEX 20455-040E-12R or compatible




# Product Specification AU OPTRONICS CORPORATION

#### 6.2.2 Pin Assignment (2 Lane)

е	DP Model Pin Ass	signment (w/H_SYNC)
PIN NO	Symbol	Function
1	NC	No Connect (Reserved for DCR)
2	H_GND	High Speed Ground
3	Lane3_N	Comp Signal Lane3
4	Lane3_P	True Signal Link Lane 3
5	H_GND	High Speed Ground
6	Lane2_N	Comp Signal Link Lane 2
7	Lane2_P	True Signal Link Lane 2
8	H_GND	High Speed Ground
9	Lane1_N	Comp Signal Lane 1
10	Lane1_P	True Signal Link Lane 1
11	H_GND	High Speed Ground
12	Lane0_N	Comp Signal Link Lane 0
13	Lane0_P	True Signal Link Lane 0
14	H_GND	High Speed Ground
15	AUX_CH_P	True Signal Auxiliary Ch.
16	AUX_CH_N	Comp Signal Auxiliary Ch.
17	H_GND	High Speed Ground
18	LCD_VCC	LCD logic and driver power
19	LCD_VCC	LCD logic and driver power
20	LCD_VCC	LCD logic and driver power
21	LCD_VCC	LCD logic and driver power
22	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
23	LCD GND	LCD logic and driver ground
24	LCD GND	LCD logic and driver ground
25	LCD GND	LCD logic and driver ground
26	LCD GND	LCD logic and driver ground
27	HPD	HPD signale pin
28	BL_GND	Backlight_ground
29	BL_GND	Backlight_ground
30	BL_GND	Backlight_ground
31	BL_GND	Backlight_ground
32	BL_Enable	Backlight On / Off
33	BL PWM DIM	System PWM signal Input
34	H_SYNC or NC	H_SYNC function(Optional) or NC
35	NC	No connect (Reverse for AUO TEST only)
36	BL_PWR	Backlight power 5V~21V ·
37	BL_PWR	Backlight power 5V~21V ·
38	BL_PWR	Backlight power 5V~21V ·
39	BL_PWR	Backlight power 5V~21V ·
40	NC	No Connect (Reserved for CM)




# Product Specification AU OPTRONICS CORPORATION



Note1: Start from right side.

Note2: Input signals shall be low or High-impedance state when VDD is off. Internal circuit of eDP inputs are as following.





AU OPTRONICS CORPORATION

#### 6.3.1 Timing Characteristics


Basically, interface timings should match the 2560x1440 / 60Hz manufacturing guide line timing.

Parameter		Symbol	Min.	Тур.	Max.	Unit
Frame Rate		-	-	60	-	Hz
Clock frequency		1/ T <sub>Clock</sub>		TBD		MHz
	Period	T <sub>V</sub>	TBD	TBD	TBD	
Vertical Section	Active	T <sub>VD</sub>	1440			<b>T</b> <sub>Line</sub>
	Blanking	<b>T</b> <sub>VB</sub>	TBD	TBD	TBD	
	Period	T <sub>H</sub>	TBD	TBD	TBD	`
Horizontal Section	Active	T <sub>HD</sub>	_	2560		$T_{Clock}$
	Blanking	<b>T</b> HB	TBD	TBD	TBD	

Note1: The frame rate will be set to 50 Hz when SDRRS function is turned on.

#### 6.4 Power ON/OFF Sequence

#### **Display Port panel power sequence:**




Display port interface power up/down sequence, normal system operation

B140QAN01.1 Document Version: 0.2 Page 21 of 28



# Product Specification AU OPTRONICS CORPORATION

#### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only



AU OPTRONICS CORPORATION

#### Display Port panel power sequence timing parameter:

Timing	Description	Reqd. by	Limits			
parameter			Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms	- Mail	10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern.  Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms	h	58ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 90% to 10%	source			10ms	6/ 6/
T12	power off time	source	150 ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).

-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.


**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



AU OPTRONICS CORPORATION

#### Display Port panel B/L power sequence timing parameter:



	Min (ms)	Max (ms)
T13	0.2	-
T14	0	-
T15	#	-
T16	#	-
T17	0	-
T18	0	-
T19	1*	, <del>.</del>
T20	1*	, <del>,</del>

Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



Seamless change: T19/T20 =  $5 \times T_{PWM}^*$ \* $T_{PWM}$ = 1/PWM Frequency

Note: If T19, T20 < 5xTPWM\*- The flash display may occur. We suggest T19, T20 ≥ 5xTPWM\* to realize seamless change display.

Note 1 : If T14,T15,T16,T17<10ms , The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current  $l^2t$  is under typical melt of fuse Spec., there is no mentioned problem.

Page 24 of 28



#### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

#### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.


No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%


# Product Specification AU OPTRONICS CORPORATION

# 8. Mechanical Characteristics

# 8.1 LCM Outline Dimension



# Product Specification AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.



AU OPTRONICS CORPORATION


- 9. Shipping and Package
- 9.1 Shipping Label Format



#### 9.2 Carton Package



### 9.3 Shipping Package of Palletizing Sequence



## 10. Appendix: EDID Description

**TBD**