

CUSTOMER APPROVAL SHEET

Co	ompany Name	
	MODEL	A090VW01 V0
	CUSTOMER	Title:
	APPROVED	Name :
		TIONS ONLY (Spec. Ver) TIONS AND ES SAMPLE (Spec. Ver) TIONS AND CS SAMPLE (Spec. Ver)
AUO PM : YC W		
P/N : Comment :	97.09A02.000	



Doc. version :	0.2
Total pages :	28

Date: 2008/09/17

Product Specification 9.0" COLOR TFT-LCD MODULE

MODEL NAME: A090VW01 V0

< □ >Preliminary Specification

< >Final Specification

Note: The content of this specification is subject to change.

© 2008 AU Optronics All Rights Reserved, Do Not Copy.



Page: 1/31

Record of Revision

Version	Revise Date	Page	Content
0.0	2008/09/03		First Draft
		8	Update the drawing to difine direction of panel
0.1	2008/09/08	11	Update the definition in life time
		20	Modify the RA spec in low temp. storage
0.2	2008/09/17	28 ~ 30	Add application circuit



Page: 2/31

Contents

Α.	General Information	3
В.	Outline Dimension	4
	1. TFT-LCD Module – Front View	4
	2. TFT-LCD Module – Rear View	5
C.	Electrical Specifications	6
	1. TFT LCD Panel Pin Assignment	6
	2. Backlight Pin Assignment	9
	3. Absolute Maximum Ratings	9
	3. Electrical DC Characteristics	10
	4. Electrical AC Characteristics	12
	5. Serial Interface Characteristics	15
	6. Power On/Off Characteristics	18
D.	Optical Specification	19
E.	Reliability Test Items	22
F.	Packing and Marking	25
	1. Packing Form	
	2. Module/Panel Label Information	26
	3. Carton Label Information	26
G.	Application Note	27
	Content-based Automatic Backlight Control (CABC) reference circuit	27
Н.	Precautions	



Page: 3/31


A. General Information

This product is for portable DVD and digital photo frame application.

NO.	Item	Unit	Specification	Remark
1	Screen Size	inch	9.0(Diagonal)	
2	Display Resolution	dot	800×480RGB(V)	
3	Overall Dimension	mm	211.7(H) × 125(V) × 4.6(T)	Note 1
4	Active Area	mm	199.2(H)×110.16(V)	
5	Pixel Pitch	mm	0.249(H)×0.2295(V)	
6	Color Configuration		R. G. B. Stripe	Note 2
7	Color Depth		16.7M Colors	Note 3
8	NTSC Ratio	%	48%	
9	Display Mode		Normally White	
10	Panel surface Treatment		Anti-Glare, 3H	
11	Weight	g	220	
12	LCD Module Power Consumption	W	2.1W	
	Viewing direction		6 o'clock (gray inversion)	

Note 1: Not include blacklight cable and FPC. Refer next page to get further information.

Note 2: Below figure shows dot stripe arrangement.




Note 3: The full color display depends on 24-bit data signal (pin 44~67).



Page: 4/31

B. Outline Dimension

1. TFT-LCD Module - Front View




ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 5/31

2. TFT-LCD Module - Rear View

NDTES: 1. GENERAL TOLERANCE= ± 0.3 mm 2. THE BENDING RADIUS OF FPC = 0.6mm MIN.



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 6/31

C. Electrical Specifications

1. TFT LCD Panel Pin Assignment

Recommended connector: JST 34FLZX-RSM1-A-TB

Pin no	Symbol	I/O	Description			
1	VCOM	I	Common electrode driving voltage			
2	VGL	Р	Negative power supply voltage for Gate driver			
3	VGH	Р	Positive power supply voltage for Gate driver			
4	VDPA	Р	3.5V~5.5V(DCDC)			
5	AGND	Р	ground for analog circuit			
6	VDNA	Р	-3.5V ~ -5.5V(DCDC)			
7	GND	Р	Ground for digital circuit			
8	VCC	Р	supply voltage for digital circuit			
9	DRV_BLU	0	LED driver dimming signal			
10	CABC_EN	I	CABC function enable			
11	CHUD	I	Vertical shift direction setting When CHUD ="L", display from up to down. When CHUD ="H", display from down to up.			
12	CHLR	I	Horizontal shift direction setting When CHLR ="L", display from left to right. When CHLR ="H", display from right to left.			
13	EXT_GAMMA	I	Enable external voltage correction voltage V1~V14 When EN_EXT_GAMMA="L", Disable external gamma voltage. When EN_EXT_GAMMA="H", Enable external gamma voltage.			
14	GRB	Ι	global reset pin (active low) When GRB = "L", The controller is reset. When GRB = "H", Normal operation. Default setting.			
15	NAVDD	С	Pins to connect capacitance for power circuitry Power supply for negative analog circuit.			
16	V14	I	gamma reference voltage			
17	V13	I	gamma reference voltage			
18	V12	I	gamma reference voltage			
19	V11	I	gamma reference voltage			
20	V10	I	gamma reference voltage			
21	V9	I	gamma reference voltage			
22	V8	I	gamma reference voltage			
23	V7	I	gamma reference voltage			
24	V6	I	gamma reference voltage			
25	V5	I	gamma reference voltage			
26	V4	I	gamma reference voltage			
27	V3	I	gamma reference voltage			



Page: 7/31


29 V1
Power supply for positive analog circuit. Power supply for positive analog circuit. Pins to connect capacitance for power circuitry. Circuit internal logic power. Peround for digital circuit. Chip select (Low active) of SPI. Chip select (Low active) of SPI. Pound for digital circuit. Pound for digital circuit. Pound for digital circuit. Pound for digital circuit.
32 VCC P supply voltage for digital circuit 33 VDDD C Pins to connect capacitance for power circuitry IC internal logic power. 34 GND P Ground for digital circuit 35 SC I Chip select (Low active) of SPI 36 SDA I/O Data input/output of SPI 37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
33 VDDD C Pins to connect capacitance for power circuitry IC internal logic power. 34 GND P Ground for digital circuit 35 SC I Chip select (Low active) of SPI 36 SDA I/O Data input/output of SPI 37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
33 VDDD C IC internal logic power. 34 GND P Ground for digital circuit 35 SC I Chip select (Low active) of SPI 36 SDA I/O Data input/output of SPI 37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
35 SC I Chip select (Low active) of SPI 36 SDA I/O Data input/output of SPI 37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
36 SDA I/O Data input/output of SPI 37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
37 SCL I Clock input of SPI 38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
38 HSYNC I Horizontal sync input 39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
39 VSYNC I Vertical sync input 40 GND P Ground for digital circuit 41 DCLK I Data clock Input
40 GND P Ground for digital circuit 41 DCLK I Data clock Input
41 DCLK I Data clock Input
42 GND P Ground for digital circuit
43 DE I Data enable Input (Low active)
44 DB7 I Blue data input
45 DB6 I Blue data input
46 DB5 I Blue data input
47 DB4 I Blue data input
48 DB3 I Blue data input
49 DB2 I Blue data input
50 DB1 I Blue data input
51 DB0 I Blue data input
52 DG7 I Green data input
53 DG6 I Green data input
54 DG5 I Green data input
55 DG4 I Green data input
56 DG3 I Green data input
57 DG2 I Green data input
58 DG1 I Green data input
59 DG0 I Green data input
60 DR7 I Red data input
61 DR6 I Red data input
62 DR5 I Red data input



Page: 8/31

63	DR4	I	Red data input
64	DR3	ı	Red data input
65	DR2	I	Red data input
66	DR1	I	Red data input
67	DR0	I	Red data input
68	VCOM	I	Common electrode driving voltage

I: Input pin; P: Power pin; G: Ground pin; C: capacitor pin





Page: 9/31

2. Backlight Pin Assignment

Recommended connector: JST-BHSR-02VS-1

Pin no	Symbol	I/O	Description	Remark
1	VLED	Р	LED power supply	
2	GNDLED	Р	LED ground	

3. Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
	vcc	GND=0	-0.5	5	V	Digital power
Power voltage	PAVDD	GND=0	-0.5	5.5		Postive Analog power
	NAVDD	GND=0	-5.5	+0.5	V	Analog Negative power
	VGH - VGL	GND=0	-0.3	40	V	Gate driver supply voltage
Input signal voltage	Data	GND=0	-0.3	VCC+0.3	V	Digital Signals

Note 1: Functional operation should be restricted under ambient temperature (25°C).

Note2: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.



Page: 10/31

3. Electrical DC Characteristics

a. Typical Operation Condition (AGND =GND = 0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
		VCC	3.0	3.3	3.6	V	Digital power
		PAVDD	3.0	5	5.5	V	Charge Pump Power
Power Voltage		NAVDD	-5.5	-5	-3.0	V	Analog Power
		VGH	13	14	15	٧	Positive power supply for gate driver
		VGL	-11	-12	-13	V	Negative power supply for gate driver
Output	H Level	VOH	VCCx0.8		VCC	V	IOH=400uA, IOL=400uA
Signal Voltage	L Level	VOL	GND		GNDx0.2	V	10H=400uA, 10L=400uA
Input	H Level	VIH	0.7xVCC		VCC	V	
Signal Voltage	L Level	VIL	GND		0.3xVCC	V	
		VCOM	-1.7	-1.85	-2	V	
		V1		4.56			
		V2		4.42			
		V3		2.59			
		V4		2.15			
		V5		1.87			D . 11 O
Gamma refe	ronoo	V6		1.48			Detail Gamma voltage please refer to page 27.
voltage		V7		0.4		V	refer to page 27.
voitage	J	V8		0		, v	
		V9		-1.27			
		V10		-1.99			
		V11		-2.43			
		V12		-2.98			
		V13		-4.78			
		V14		-5			



Page: 11/31

b. Current Consumption (AGND=GND=0V)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input current for VCC	I_{VDD}	VCC=3.3V	-	3.7		mA	
Input current for VDPA	I_{VDPA}	VDPA=5.5V	1	29		mA	
Input current for VDNA	I_{VDNA}	VDNA=-5.5	-	9.2		mA	
Input current for VGH	I _{VGH}	VGH=14V	-	5		mA	
Input current for VGL	$I_{ m VGL}$	VGL= -12V		8.5		mA	
Input current for VCOM	I _{VCOM}	VCOM= -1.85V		0.55		mA	

c. Backlight Driving Conditions

The backlight (LED module, Note 1) is suggested to drive by constant current with typical value.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED light bar Current	V_{L}			160	mA	
BL Power Consumption	P _{BL}	1.360	1.512	1.663	W	Note 1
LED Life Time	Lլ	10,000			Hr	Note 2, 3

Note 1: The LED driving condition is defined for LED module (24 LED). The voltage range will be 8.505 to 10.395V based on suggested driving current set as 160mA.



Note 2: Define "LED Lifetime": brightness is decreased to 50% of the initial value. LED Lifetime is restricted under normal condition, ambient temperature = 25°C and LED lightbar **current =** 160mA.

Note 3: If it uses larger LED lightbar voltage more than 12V, it maybe decreases the LED lifetime.



Page: 12/31


4. Electrical AC Characteristics

a. Signal AC Characteristics

 $t_{H}\!\!:$ HSYNC period / $t_{DCLK}\!\!:$ DCLK period / $t_{cw}\!\!:$ the width of DCLK high

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
INPUT Signals						
Clock High time	Tch		8	-	-	ns
Clock Low time	Tcl		8	-	-	ns
Hsync setup time	Ths		5			ns
Hsync hold time	Thh		10			ns
Data setup time	Tds		5			ns
Data hold time	Tdh		10			ns
Data enable set-up time	Tes		4			ns
SERIAL Communication		,		il.	il.	I
Serial clock	Tsck		320			ns
SCL pulse duty	Tscw		40%	50%	60%	Tsck
Serial data setup time	Tist		120			ns
Serial data hold time	Tihd		120			ns
Serial clock high/low	Tssw		120			ns
CS setup time	Tcst		120			ns
CS hold time	Tchd		120			ns
Chip select distinguish	Tcd		1			us
Delay from CS to Vsync	Tcv		1			us
Serial data output delay	Tid	CL=20pF	-	-	60	ns

Figure: Input timing details





Page: 13/31

Figure: Input timing details




Figure: AC serial interface write mode timings





Figure : AC serial interface read mode timings





Page: 14/31

c. Input Timing Setting

DE Mode:

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DCLK frequency	F _{DCLK}		30.3	33.26	37.8	MHz
Horizontal blanking (= Thf+ The)	Thbl		186	256	383	T _{DCLK}
Vertical blanking (=Tvf + Tve)	Tvbl		37	45	52	Th

HV Mode:

PARAMETER	SYMBOL	CONDITIO	ONS		MIN.	TYP.	MAX.	UNIT
DCLK frequency	F _{DCLK}				30.3	33.26	37.8	MHz
DCLK period	T _{DCLK}				26.5	30.06	33.0	ns
Hsync Period (= Thd + Thbl)	Th				986	1056	1183	T _{DCLK}
Active Area	Thd				-	800	-	T _{DCLK}
Horizontal blanking (=Thf + The)	Thbl				186	256	383	T _{DCLK}
Hsync front porch	Thf					40	-	T _{DCLK}
Delay from Hsync to 1st data input (= Thw +	The	Function	of	HDL[7:0]	1.40	010	0.40	_
Thb)	The	settings			146	216	343	T _{DCLK}
Hsync pulse width	Thw				1	128	136	T _{DCLK}
Hsync back porch	Thb				10	88	342	T _{DCLK}
Vsync period (= Tvd + Tvbl)	Tv				517	525	532	Th
Active lines	Tvd				-	480	-	Th
Vertical blanking (=Tvf + Tve)	Tvbl				37	45	52	Th
Vsync front porch	Tvf				-	13	-	Th
OD start males delen	Т	Function	of	VDL[3:0]				T.
GD start pulse delay	Tve	settings			24	32	39	Th
Vsync pulse width	Tvw				1	3	-	Th



Page: 15/31

5. Serial Interface Characteristics

a. Serial Control Interface AC Characteristic

A totally 16-bit register including 7-bit address D[15:9], 1-bit R/W bit D[8] and 8-bit data D[7:0] can be set via 3-wire serial peripheral interface. Below figure is for a detail description of the parameters.




Figure: Serial interface write/read sequence

- ◆ Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- ◆ Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- ◆ The serial control block is operational after power on reset, but commands are established by the following Vsync(HV mode) or the following rising edge of the End Frame(DE mode). If command is transferred multiple times for the same register, the last command before the following Vsync(HV mode) or the following rising edge of the End Frame(DE mode) is valid, except for some special registers (ex. GRB, etc.).
- ♦ If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
 - The write operation is cancelled.
 - The read operation is interrupt.
- ◆ If 16 bits or more of SCL are input while CS is low, the first 16 bits of transferred data in the duration of CS="L" are valid data.
- ◆ Serial block operates with the SCL clock.
- ◆ Serial data can be accepted in the standby (power save) mode.
- ◆ Register R/W setting: D8 = "L" → write mode; D8 = "H" → read mode.
- ◆ It is suggested that Vsync, Hsync, DCLK(for HV mode) or DE,DCLK(for DE mode) always exists in the same time. But if Hsync, DE, DCLK stops, only Vsync operating, the register setting is still valid.



Page: 16/31

b Serial Interface Setting Table.

R0 settings

Address	Bit	Description		Default
	4	NA	Not used in this model	0
	3	NA	Not used in this model	0
0000000	2	NA	Not used in this model	0
	1	STB	Standby mode setting	0
	0	GRB	S/W global reset	1

Bit 1	STB
0	Normal operation. (default)
1	Standby mode. Register data are kept. DAC and DC/DC are off.

S/W STB	H/W STB	Operation mode
0	0	Normal operation
0	1	Standby mode
1	0	Standby mode
1	1	Standby mode

Bit 0	GRB
0	S/W global reset. Reset all registers to default value.
1	Normal operation. (default)

S/W GRB	H/W GRB	Operation mode
0	0	H/W reset
0	1	Execute S/W reset procedure
1	0	H/W reset
1	1	Normal operation

R4 settings


Address	Bit	Description		Default
0000100	7-6	DEM	DE/HV mode setting	00
0000100	3-0	VDL	Vertical start pulse adjustment function	1000

Bit 7-6	DEM
0x	Auto detection. (default)
10	HV mode.
11	DE mode. If DE mode is set, it should be executed immediately.



Page: 17/31

Figure: DE auto detection flow chart



R13 settings

Address	Bit	Description	escription	
0001101	1	NA	NA	0
0001101	0	EN_EXT_GAMMA	Enable gamma external voltage input (V1~V14)	0

Bit 0	EN_EXT_GAMMA
0	Disable gamma external voltage input (V1~V14). (default)
1	Enable gamma external voltage input (V1~V14).

S/W H/W EN_EXT_GAMMA		External gamma correction voltage V1~V14
0	0	Disable external V1~V14
0	1	Enable external V1~V14
1	0	Enable external V1~V14
1	1	Enable external V1~V14




Page: 18/31


6. Power On/Off Characteristics

This IC may be damaged by a large current flow when an incorrect power sequence is applied. The recommended power-on sequence is to first connect the logical power (VCC&GND), then the analog and driver powers (PAVDD&NAVDD&AGND) and finally the references V1~14. When shutting off the power, the inverse sequence should be applied or all power should be turned off simultaneously.

a. Recommended Power On Register Setting



b. Recommended Power Off Sequence





Page: 19/31


D. Optical Specification

All optical specification is measured under typical condition (Note 1, 2)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time								
Rise		Tr	θ=0°		6	TBD	ms	Note 3
Fall		Tf	0=0		10	TBD	ms	
Contrast ra	atio	CR At optimized viewing angle		300	400			Note 4
	Тор		CR□10	40	55		deg.	Note 5
Minusian Angle	Bottom			55	70			
Viewing Angle	Left			55	70			
	Right			55	70			
Brightness		Y _L	θ=0°	200	250		cd/m ²	Note 6
Chromoticity	\\/bi+a	Х	θ=0°	0.26	0.31	0.36		
Chromaticity	White	Y	θ=0°	0.28	0.33	0.38		
Uniformity		ΔY_L	%	70	75		%	Note 7

Note 1: Ambient temperature =25 $^{\circ}$ C, and LED lightbar current I_L = 160 mA. To be measured in the dark room.

Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-5A, after 15 minutes operation.




Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Page: 20/31




Note 4. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = $\frac{\text{Photo detector output when LCD is at "White" status}}{\text{Photo detector output when LCD is at "Black" status}}$

Note 5. Definition of viewing angle, θ , Refer to figure as below.




Note 6. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 7: Luminance Uniformity of these 9 points is defined as below:



Page: 21/31



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$



Page: 22/31

E. Reliability Test Items

No.	Test items	Conditio	Remark	
1	High Temperature Storage	Ta= 70□	240Hrs	
2	Low Temperature Storage	Ta= -20□	240Hrs	
3	High Ttemperature Operation	Tp= 60 □	240Hrs	
4	Low Temperature Operation	Ta= -10□	240Hrs	
5	High Temperature & High Humidity	Tp= 50□. 80% RH	240Hrs	Operation
6	Heat Shock	-30°C/0.5hr~70°C/0	.5hr, 50 cycle	Non-operation
7	Electrostatic Discharge Contact = $\pm 4 \text{ kV}$, class E Air = $\pm 8 \text{ kV}$, class B			Note 4
8	Image Sticking	25□, 24h	nrs	Note 5
9	Vibration	Stoke : 1		Non-operation JIS C7021, A-10 condition A : 15 minutes
10	Mechanical Shock	100G . 6ms, ±X,±Y,±Z 3 times for each direction		Non-operation JIS C7021, A-7 condition C
11	Vibration (With Carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz		IEC 68-34
12	Drop (With Carton)	Height: 100cm 1 corner, 3 edges, 6 surfaces		
13	Pressure 5kg, 5sec		Note 6	

Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature

Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 3: All the cosmetic specification is judged before the reliability stress.

Note 4: All test techniques follow IEC6100-4-2 standard.




Page: 23/31

Test Condition		Note
Pattern		
Procedure And Set-up	Contact Discharge: 330Ω, 150pF, 1sec, 8 point, 25times/point Air Discharge: 330Ω, 150pF, 1sec, 8 point, 25times/point	
Criteria	B – Some performance degradation allowed. No data lost. Self-recoverable hardware failure.	
Others	Gun to Panel Distance No SPI command, keep default register settings.	

Note 5: Operate with chess board pattern as figure and lasting time and temperature as the conditions.

Then judge with 50% gray level, the mura is less than JND 2.5






Note 6: The panel is tested as figure. The jig is ϕ 10 mm made by Cu with rubber and the loading speed is 3mm/min on position A~E. After the condition, no glass crack will be found and panel function check is OK.(no guarantee LC mura \cdot LC bubble)



Page: 24/31






Page: 25/31

F. Packing and Marking

1. Packing Form





Page: 26/31

2. Module/Panel Label Information

The module/panel (collectively called as the "Product") will be attached with a label of Shipping Number which represents the identification of the Product at a specific location. Refer to the Product outline drawing for detailed location and size of the label. The label is composed of a 22-digit serial number and printed with code 128 with the following definition:

ABCDEFGHIJKLMNOPQRSTUV

For internal system usage and production serial numbers.

LAUO Module or Panel factory code, represents the final production factory to complete the Product Product version code, ranging from 0~9 or A~Z (for Version after 9)

-Week Code, the production week when the product is finished at its production process

Example:

501M06ZL06123456781Z05:

Product Manufacturing Week Code: WK50

Product Version: Version 1

Product Manufactuing Factory: M06

3. Carton Label Information

The packing carton will be attached with a carton label where packing Q'ty, AUO Model Name, AUO Part Number, Customer Part Number (Optional) and a series of Carton Number in 13 or 14 digits are printed. The Carton Number is apparing in the following format:

ABC-DEFG-HIJK-LMN

DEFG appear after first "-" represents the packing date of the carton •Date from 01 to 31

Month, ranging from 1~9, A~C. A for Oct, B for Nov and C for Dec.

A.D. year, ranging from 1~9 and 0. The single digit code reprents the last number of the year

Refer to the drawing of packing format for the location and size of the carton label.




Page: 27/31

G. Application Note

1. Content-based Automatic Backlight Control (CABC) reference circuit

It is used in a step-up DCDC converter that drives an external NMOS power transistor using a constant frequency PWM architecture. With 2 current modes (Dimmi Mode / Normal Mode) selectable.






Page: 28/31

2. Recommended Gamma Voltage

Symbol	Value (V)
V1	4.56
V2	4.44
V3	2.59
V4	2.15
V5	1.87
V6	1.48
V7	0.4
V8	0
V9	-1.27
V10	-1.99
V11	-2.43
V12	-2.98
V13	-4.78
V14	-5
PAVDD	5.173
NAVDD	-5.202
VCOM	-1.85

Recommend resister value:

Symbol	Value (Ohm)
R0	2150
R1	412
R2	6490
R3	1540
R4	976
R5	1370
R6	3740
R7	1370
R8	4420
R9	2490
R10	1540
R11	1910
R12	6340
R13	768
R14	698






Page: 29/31


3. Application Circuit

-{<\NAVDD





Page: 30/31





Page: 31/31

H. Precautions

1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.

- 2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Be sure to turn off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with TFT display module.
- 15. Static electricity will damage the module, please do not touch the module without any grounded device.
- 16. Do not disassemble and reassemble the module by self.
- 17. Be careful do not touch the rear side directly.
- 18. No strong vibration or shock. It will cause module broken.
- 19. Storage the modules in suitable environment with regular packing.
- 20. Be careful of injury from a broken display module.
- 21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.