

( ) Preliminary Specifications

(✓) Final Specifications

Module 15.6" (15.55) FHD 16:9 Color TFT-LCD with LED Backlight design	
Model Name	B156HAN04.1 (H/W:1A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
				<u>2016/05/06</u>
Checked & Approved by	Date		Prepared by	Date
				<u>2016/05/06</u>
Note: This Specification is subject to change without notice.			NBBU Marke AU Optronic	ting Division s corporation



# Contents

1. Handling Precautions	
2. General Description	5
2.1 General Specification	5
2.2 Optical Characteristics	6
3. Functional Block Diagram	11
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	
5.1 TFT LCD Module	
5.2 Backlight Unit	
6. Signal Interface Characteristic	
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	
6.3 Interface Timing	
6.4 Power ON/OFF Sequence	21
7. Panel Reliability Test	24
7.1 Vibration Test	24
7.2 Shock Test	24
7.3 Reliability Test	24
8. Mechanical Characteristics	25
8.1 LCM Outline Dimension	
9. Shipping and Package	27
9.1 Shipping Label Format	27
9.2 Carton Package	
9.3 Handling guide	29
9.4 Shipping Package of Palletizing Sequence	31
10. Appendix: EDID Description	32



# **Record of Revision**

Ver	Version and Date Page		Old description	New Description	Remark
0.1	2015/10/26	All	First Edition for Customer		
0.2	2016/01/20	P.27		UPDATE label information	
		P.30~P.33		UPDATE EDID	
1.0	2016/03/10	P.6	Color / Chromaticity Coodinates: TBD	Color / Chromaticity Coodinates: UPDATE	
		P.26	2D drawing: shipping label size(95mmx30mm)	2D drawing: update shipping label size(90mmx23mm)	
		P.27	Label CT NO. old format	Use "Ø" to Zero in the CT no. format	
1.1 2	2016/05/06	P.29~P.30		Add Handling guide	



# AU OPTRONICS CORPORATION

## 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electronic breakdown.

4 of 34 B156HAN04.1 Document Version: 1.1



## 2. General Description

B156HAN04.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x 1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B156HAN04.1 is designed for a display unit of notebook style personal computer and industrial machine.

## 2.1 General Specification

	Unit								
Items	Specification	ons							
Screen Diagonal	[mm]	394.9							
Active Area	[mm]	344.16 x 193	344.16 x 193.59						
Pixels H x V		1920 x 3(RG	1920 x 3(RGB) x 1080						
Pixel Pitch	[mm]	0.17925 x 0.	17925						
Pixel Format		R.G.B. Verti	cal Stripe						
Display Mode		Normally Blo	ack						
White Luminance (ILED= 23 mA)	[cd/m <sup>2</sup> ]	220 typ. (5 p							
(Note: ILED is LED current)	[CG/III]	187 min. (5	points aver	age)					
Luminance Uniformity		1.25 max. (5	5 points)						
Contrast Ratio		700:1 typ							
Response Time	[ms]	25 Tvp. 35 n	nax						
Nominal Input Voltage VDD	[Volt]	+3.3 typ.							
Power Consumption	[Watt]	4.35W							
Weight	[Grams]	350 max.							
			Min.	Тур.	Max.				
Physical Size		Length	359.00	359.50	360.00				
Include bracket	[mm]	Width	223.30	223.80	224.30				
					L				
Thicknessss		Thicknessss	3.2 max	3.2 max					
Electrical Interface		2 Lane eDP	•						
Glass Thickness	[mm]	0.4							
Surface Treatment		Anti Glare							
Support Color		262K colors	( RGB 6-bit	)					
Temperature Range	[00]								
Operating Control of the Control of	[°C]	0 to +50 -20 to +60							
Storage (Non-Operating)	[°C]	-20 10 +60							
RoHS Compliance		RoHS Comp	oliance						




# 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25% (Room Temperature) :

Item Sy		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Lumin			5 points average	187	220	-	cd/m²	1, 4, 5.
			Horizontal (Right)	80	85	-	dooroo	
Viewing Angle		θι	CR = 10 (Left)	80	85	-	degree	
		Ψн	Vertical (Upper)	80	85	-		4, 9
		Ψι	CR = 10 (Lower)	80	85	-		
Luminance Uniformity		δ <sub>5P</sub>	5 Points	-	-	1.25		1, 3, 4
Luminance Un	iformity	<b>δ</b> 13P	13 Points	-	-	1.60		2, 3, 4
Contrast Ro	Contrast Ratio			-	700	-		4, 6
Cross tal	Cross talk					4		4, 7
Response T	Response Time		Rising + Falling	-	25	35		
	Red	Rx		0.53	0.56	0.59		
		Ry		0.31	0.34	0.37		
Color /		Gx		0.32	0.35	0.38		
Chromaticity		Gy	CIE 1931	0.54	0.57	0.60		4
Coodinates		Вх	•	0.13	0.16	0.19		4
	Blue	Ву		0.09	0.12	0.15		
		Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	45	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

0		Maximum Brightness of five points
$\delta_{W5} =$	Minimum Brightness of five points	
δ <sub>W13</sub> =	Maximum Brightness of thirteen points	
	= '	Minimum Brightness of thirteen points

## Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the



Photo detector Field=2° 50 cm LCD Panel TFT-LCD Module

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points,  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L (x) is corresponding to the luminance of the point X at Figure in Note (1).

Center of the screen

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Brightness on the "White" state Contrast ratio (CR)=

Brightness on the "Black" state

Note 7: Definition of Cross Talk (CT)


$$CT = | YB - YA | / YA \times 100 (\%)$$

Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)


YB = Luminance of measured location with gray level 0 pattern (cd/m2)





Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






AU OPTRONICS CORPORATION

## Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





# 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin (One CH/connector Module)





## 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

# 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°€)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

+



## 5. Electrical Characteristics

# 5.1 TFT LCD Module

## 5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	1.2	[Watt]	Note 1
IDD	IDD Current	_	-	400	[mA]	Note 1
IRush	Inrush Current	_	-	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition






## 5.1.2 Signal Electrical Characteristics

Signal electrical characteristics are as follows;


# Display Port main link signal:



	Display port main link						
		Min	Тур	Max	unit		
VCM	RX input DC Common Mode Voltage		0		V		
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV		

Follow as VESA display port standard V1.1a

# Display Port AUX\_CH signal:





	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		V			
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V			

Follow as VESA display port standard V1.1a.

# Display Port VHPD signal:

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25	-	3.6	V

Follow as VESA display port standard V1.1a.



# AU OPTRONICS CORPORATION

# 5.2 Backlight Unit

# 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.15	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =23 mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

# 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VLED_EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	*Note 1	-	-	0.5	[Volt]	
PWM Logic Input High Level	VPWM_EN	2.5	-	5.5	[Volt]	Define as
PWM Logic Input Low Level	*Note 1	-	-	0.5	[Volt]	Connector
PWM Input Frequency	FPWM	200	1K	10K	Hz	(Ta=25°C)
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



# 6. Signal Interface Characteristic

# 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1																		19	20	)
1st Line	R	G	В	R	G	В		 -	-	-	-	-		-	-	-	R	G	В	R	G	В
																	,	12				
		,			1						1							•			1	
																					•	
		•																•				
																					,	
		'			1						-							'			1	
1080th Line	R	G	В	R	G	В	· ,	-		-			-	-			R	G	В	R	G	В



# **6.2 Integration Interface Requirement**

# **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	SMT
Type / Part Number	SMT MSAK24025P30 or compatible
Mating Housing/Part Number	IPEX 20455-030T-01 or compatible

# 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN#	Symbol	Function
1	NC	No Connect (Reserved)
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	NC	No Connect (Reserved)
25	NC	No connect (Reserved)



26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	NC	No Connect (Reserved)

Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off.



## **6.3 Interface Timing**


Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parar	neter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	60	-	Hz
Clock fre	equency	1/ T <sub>Clock</sub>	-	141	-	MHz
	Period	T <sub>V</sub>	1084	1116	3080	
Vertical	Active	<b>T</b> vD		1080		<b>T</b> Line
Section	Blanking	T∨B	4	36	2000	
	Period	T <sub>H</sub>	2000	2104	2320	*
Horizontal	Active	T <sub>HD</sub>		1920		<b>T</b> Clock
Section	Blanking	<b>T</b> HB	80	184	400	

Note: 1. DE mode only

2. The maximum clock frequency = (1920+B)\*(1080+A)\*60 < 149.1MHz

# 6.3.2 Timing diagram






AU OPTRONICS CORPORATION

### 6.4 Power ON/OFF Sequence


Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off

# Display Port panel power sequence:



# Display port interface power up/down sequence, normal system operation

# Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only



AU OPTRONICS CORPORATION

Display Port panel power sequence timing parameter:

Timing	Description	Read. by		Limits		Notes
parameter	Description	Rega. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
T4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
177	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:


- -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
- -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.


**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



# Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.



	Min (ms)	Max (ms)
T13	0.5	10
T14	10	
T15	10	
T16	10	=
T17	10	=
T18	0.5	10
T19	1*	
T20	1*	

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

<sup>\*</sup>T<sub>PWM</sub>= 1/PWM Frequency



# AU OPTRONICS CORPORATION

## 7. Panel Reliability Test

## 7.1 Vibration Test

# **Test Spec:**

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

• Sweep: 30 Minutes each Axis (X, Y, Z)

## 7.2 Shock Test

### **Test Spec:**

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

## 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta=0℃, 300h	
High Temperature Storage	Ta= 60℃, 300h	
Low Temperature Storage	Ta= -20℃, 250h	
Thermal Shock Test	Ta=-20 $^{\circ}$ (30min) ~60 $^{\circ}$ (30min), 100cycles condition.	
ESD	Contact : ±8 KV	Note 1
	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. No data lost

. Self-recoverable. No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%

320 MAX




# Product Specification

AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension




320 MAX



B156HAN04.1. Document Version: 1.1.1



# Product Specification AU OPTRONICS CORPORATION





# AU OPTRONICS CORPORATION

## 9. Shipping and Package

# 9.1 Shipping Label Format

CT:CFRLTØ1XXXXXXX



Manufactured MM/WW Model No: B156HANØ4.1 AU Optronics MADE IN CHINA (S01)

H/W: 1A F/W:1

C 队 US E204356










# 9.2 Carton Package





# AU OPTRONICS CORPORATION

# 9.3 Handling guide

This is a thin and slime LCD model, and please be cautious when pulling it out of package or assembling it onto platform. Careless handlings, e.g. twist, bending, pressing, or collision, will result malfunction of LCD models.

# (1) Handling method notice



Do not lift and hold the panel with single hand at right or left side from tray.



Lift and hold the panel up with both hands from tray.

# (2) On the table notice



Do not press edge of panel to avoid glass broken.



Do not press the surface of the panel to avoid the glass broken or polarizer scratch.








Do not put anything or tool on the panel to avoid the glass broken or polarizer scratch.

(3) Cable assembly notice




Do not insert the connector with single hand and touching the PCBA.



Insert the connector by pushing right and left edge.



# 9.4 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

<u>Address</u>	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	,	
08	EISA Manuf. Code LSB	06	00000110		
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
OB	hex, LSB first	41	01000001	65	
0C	32-bit ser #	00	00000000		
0D	02-DH 301 π	00	00000000		
OE		00	00000000		
OF		00	00000000		
10	Wools of manufacture	00	00000000		
	Week of manufacture				
11	Year of manufacture	19	00011001	25	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100		
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010		
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000		
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)		00000010		
19	Red/green low bits (Lower 2:2:2:2 bits)		00101110		
1 <b>A</b>	Blue/white low bits (Lower 2:2:2:2 bits)	8E	10001110		
1B	Red x (Upper 8 bits)	95	10010101	149	
1C	Red y/ highER 8 bits	58	01011000		
1D	Green x	59	01011001	89	
1E	Green y	93	10010011	147	
1F	Blue x	29	00101001	41	
20	Blue y	25	00100101	37	
21	White x	53	01010011	83	
22	White y	5A	01011010	90	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	



Standard timing #3  Standard timing #4  Standard timing #5  Standard timing #6	01 01 01 01	00000001 00000001 00000001	1 1 1	
Standard timing #5	01	00000001	1	
Standard timing #5	01		1	
		00000001		İ
	01		1	
Standard timina #6		00000001	1	
Standard timina #6	01	00000001	1	
orarradia infiling no	01	00000001	1	
	01	00000001	1	
Standard timing #7	01	0000001	1	
	01	0000001	1	
Standard timing #8	01	0000001	<sub>&gt;</sub> 1	
	01	00000001	1	
xel Clock/10000 LSB	14	00010100	20	
xel Clock/10000 USB	37	00110111	55	
orz active Lower 8bits	80	10000000	128	
orz blanking Lower 8bits	В4	10110100	180	
orzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
Vertical Active Lower 8bits	38	00111000	56	
Vertical Blanking Lower 8bits	26	00100110	38	
Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
HorzSync. Offset	6C	01101100	108	
HorzSync.Width	30	00110000	48	
VertSync.Offset: VertSync.Width	AA	10101010	170	
orz‖ Sync Offset/Width <b>Upper 2bits</b>	00	00000000	0	
Horizontal Image Size Lower 8bits	58	01011000	88	
Vertical Image Size Lower 8bits	C1	11000001	193	
Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
Horizontal Border (zero for internal LCD)	00	00000000	0	
Vertical Border (zero for internal LCD)	00	00000000	0	
Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
xel Clock/10,000 (LSB)	В8	10111000	184	
xel Clock/10,000 (MSB)	24	00100100	36	40Hz frame rate
orizontal Addressable Pixels, lower 8 bits	80	10000000	128	
orizontal Blanking Pixels, lower 8 bits	B4	10110100	180	
Pixels, upper nibble : H Blanking, upper nibble	70	01110000	112	
ertical Addressable Lines, lower 8 bits	38	00111000	56	
ertical Blanking Lines, lower 8 bits	26	00100110	38	
lines, upper nibble : V blanking, upper nibble	40	01000000	64	
orizontal Front Porch, lower 8 bits	6C	01101100	108	
orizontal Sync Pulse, lower 8 bits	30	00110000	48	
Front Porch, lower nibble : V Sync Pulse, lower nibble	AA	10101010	170	
FP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	00	00000000	0	
orizontal Image Size in mm, lower 8 bits	58	01011000	88	
ertical Image Size in mm, lower 8 bits	C1	11000001	193	
	Standard timing #8  Rel Clock/10000 LSB Rel Clock/10000 USB Porz active Lower 8bits Porz blanking Blanking Porz blanking Porz blanking	Standard timing #8  01  Standard timing #8  01  Axel Clock/10000 LSB Axel Clock/10000 USB Axel Clock/10000 (LSB) Axel Clock/10000 (LSB) Axel Clock/10000 (LSB) Axel Clock/10000 (MSB) Axel Clock/1	Standard timing #8	Standard timing #8



56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	
58	Vertical Border	00	00000000	0	
59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	
5C	HA	00	00000000	0	
5D	HBL	00	00000000	0	
5E	HFP	00	00000000	0	
5F	HFPe	00	00000000	0	
60	НВР	00	00000000	0	
61	НВ	00	00000000	,0	
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	
65	VA	00	00000000	0	
66	VBL	00	00000000	0	
67	VFP	00	00000000	0	
68	VBP	00	00000000	0	
69	VB	00	00000000	0	
6A	VSO	00	00000000	0	
6B	VS	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	
6E	Reserved	00	00000000	0	
6F	For Brightness Table and Power Consumption	02	00000010	2	
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	10	00010000	16	
72	PWM % [7:0] @ Step 5	48	01001000	72	
73	PWM % [7:0] @ Step 10	FF	111111111	255	
74	Nits [7:0] @ Step 0	OF	00001111	15	
75	Nits [7:0] @ Step 5	3C	00111100	60	
76	Nits [7:0] @ Step 10	6E	01101110	110	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	1E	00011110	30	
78	Backlight Power @ 60 nits =	14	00010100	20	
79	Backlight Power @ Step 10 =	21	00100001	33	Davis Caraca
7A	Nits @ 100% PWM Duty =	6E	01101110	110	Power Consumption
7B	Flag Flag	20	00100000	32	
7C	Flag	20	00100000	32	
7D		20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	35	00110101	53	