

(~	<b>′</b> )	Pre	limi	nary	Spo	ecifi	cati	ons
_	_	_						

(	) Fin	al Sp	ecific	ations
---	-------	-------	--------	--------

Module	15.6"FHD 16:9 Color TFT-LCD with LED Backlight design		
Model Name	B156HAN01.1 (H/W: 0A)		
Note ( ♠ )	LED Backlight with driving circuit design		

Customer	Date	Approved
Checked & Approved by	Date	Prepared
		<u>Tina GT Li</u>
Note: This Specificatio change without notice		DMPBU AU Op

d by Date Date by 12/25/2012 <u>.in</u> U Marketing Division ptronics corporation

B156HAN01.1 Document Version :0.1



# **Contents**

1. Handling Precautions	
2. General Description	
2.1 General Specification	
2.2 Optical Characteristics	
3. Functional Block Diagram	
4. Absolute Maximum Ratings	
4.1 Absolute Ratings of TFT LCD Module	
4.2 Absolute Ratings of Environment	
5. Electrical Characteristics	
5.1 TFT LCD Module	
5.2 Backlight Unit	16
6. Signal Interface Characteristic	
6.1 Pixel Format Image	
6.2 Integration Interface Requirement	
6.3 Interface Timing	
6.4 Power On Sequence	19
7. Panel Reliability Test	
7.1 Vibration Test	
7.2 Shock Test	19
7.3 Reliability Test	19
8. Mechanical Characteristics	19
8.1 LCM Outline Dimension	19
9. Shipping and Package	19
9.1 Shipping Label Format	
9.2 Carton Package	
9.3 Shipping Package of Palletizing Sequence	
10 Appendix: FDID Description	19



# **Record of Revision**

Version and Date		Page	Old description	New Description	Remark
0.1	2012/10/17	All	First Edition for Customer		



#### AU OPTRONICS CORPORATION

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



AU OPTRONICS CORPORATION

### 2. General Description

B156HAN01.1 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP interface compatible.

B156HAN01.1 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

Items	Unit	Specifications				
Screen Diagonal	[mm]	394.9				
Active Area	[mm]	344.16 x 193	.59			
Pixels H x V		1920 x 3(RGI	3) x 1080			
Pixel Pitch	[mm]	0.17925 x 0.1	7925			
Pixel Format		R.G.B. Vertic	al Stripe			
Display Mode		Normally Blo	ıck			
White Luminance (ILED = 20mA) (Note: ILED is LED current)	[cd/m²]	300 typ. (5 p 255 min. (5 p				
Luminance Uniformity		1.25 max. (5	points)			
Contrast Ratio		700 typ				
Response Time	[ms]	25 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	5.6 (Include Logic and Blu power)				
Weight	[Grams]	380 max.				
	[mm]		Min.	Тур.	Max.	
Physical Size		Length	359.0	359.5	360.0	
Include bracket		Width	223.3	223.8	224.3	
		Thickness			3.2	
Electrical Interface		2 lane eDP				
Glass Thickness	[mm]	0.3				
Surface Treatment		Anti-Glare				
Support Color		262K colors	(RGB 6-bit)			
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Comp	liance			

Note: Contrast ratio measured in the center of screen

B156HAN01.1 Document Version :0.1



## 2.2 Optical Characteristics

The optical characteristics are measured under stable conditions at 25°C (Room Temperature):


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	255	300		cd/m²	1, 4, 5.
		$\Theta_{R}$	Horizontal (Right)	80	85			
Viewing Ar	nale	θL	CR = 10 (Left)	80	85		degre	4.0
Viewing Ai	igic	Ψн	Vertical (Upper)	80	85		е	4, 9
		Ψι	CR = 10 (Lower)	80	85			
Luminance Uni	iformity	δ <sub>5P</sub>	5 Points			1.25		1, 3, 4
Luminance Uni	iformity	δ <sub>13P</sub>	13 Points			1.60		2, 3, 4
Contrast Ratio		CR			700	-		4, 6
Cross talk		%				4		4, 7
Response Time		$T_{RT}$	Rising + Falling		25		msec	4, 8
	Red	Rx		TBD	TBD	TBD		
		Ry		TBD	TBD	TBD		
	Green	Gx		TBD	TBD	TBD		
Color / Chromaticity	Orccii	Gy		TBD	TBD	TBD		
Coordinates	5.	Bx	CIE 1931	TBD	TBD	TBD		4
	Blue	Ву		TBD	TBD	TBD		
	) A (1 *1	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		

принци


Note: Contrast ratio measured in the center of screen



Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



Note 3: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

c _	Maximum Brightness of five points
δw <sub>5</sub> =	Minimum Brightness of five points
c _	Maximum Brightness of thirteen points
δw13 =	Minimum Brightness of thirteen points


B156HAN01.1 Document Version :0.1



#### AU OPTRONICS CORPORATION

Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $\cdot$   $Y_L = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5 L (x) is corresponding to the luminance of the point X at Figure in Note (1).$ 

**Note 6**: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where


 $Y_A$  = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

 $Y_B$  = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)

B156HAN01.1 Document Version :0.1




### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.




B156HAN01.1 Document Version :0.1



AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle


Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.





### 3. Functional Block Diagram

The following diagram shows the functional block of the 15.6 inches wide Color TFT/LCD 30 Pin one channel Module



11 of 31 B156HAN01.1 Document Version :0.1



#### AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

## 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive	Vin	-0.3	+4.0	[Volt]	Note 1,2

## 4.2 Absolute Ratings of Environment


/								
ltem	Symbol	Min	Max	Unit	Conditions			
Operating	TOP	0	+50	[°C]	Note 4			
Operation Humidity	HOP	5	95	[%RH]	Note 4			
Storage Temperature	TST	-20	+60	[°C]	Note 4			
Storage Humidity	HST	5	95	[%RH]	Note 4			

Note 1: At Ta ( $25^{\circ}$ C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating Range

Storage Range

 +



#### 5. Electrical Characteristics

#### 5.1 TFT LCD Module

#### 5.1.1 Power Specification

Input power specifications are as follows;


The power specification are measured under 25°C and frame frenquency under 60Hz


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	1.3	[Watt]	Note 1/2
IDD	IDD Current	-	ı	433	[mA]	Note 1/2
IRush	Inrush Current	-	•	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1: Maximum Measurement Condition: Black Pattern at 3.3V driving voltage. (Pmax=V3.3 x lblack)

Typical Measurement Condition: Mosaic Pattern

Note 2: Measure Condition





B156HAN01.1 Document Version :0.1

Vin rising time 13 of 31




AU OPTRONICS CORPORATION

#### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

#### Display Port main link signal:




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	100		1320	mV

Follow as VESA display port standard V1.1a.

B156HAN01.1 Document Version :0.1



### Display Port AUX\_CH signal:



Display port AUX_CH									
		Min	Тур	Max	unit				
VCM	AUX DC Common Mode Voltage		0		٧				
	AUX Peak-to-peak Voltage at a receiving								
$VDiff_{P-P}$	Device	0.4	0.6	8.0	V				

Follow as VESA display port standard V1.1a.

#### Display Port VHPD signal:

Display port VHPD							
		Min	Тур	Max	unit		
VHPD	HPD Voltage	2.25		3.6	V		

Fallow as VESA display port standard V1.1a

B156HAN01.1 Document Version :0.1



#### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	4.3	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I⊧=20mA

Note 1: Calculator value for reference PLED = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

5.3.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
PWM Logic Input High Level		2.5	-	5.5	[Volt]	Define
PWM Logic Input Low Level	VPWM_EN	-	-	0.5	[Volt]	Define as Connector Interface
PWM Input Frequency	FPWM	200	1K	10K	Hz	(Ta=25°C)
PWM Duty Ratio	Duty	5		100	%	



## 6. Signal Interface Characteristic

## 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1									19	920	
1st Line	R G	В	R	G	В		R	G	В	R	G	В
				•		1		•			•	
	:					i i						
						•						
						:						
	٠ ا			•		•		•			•	
	:			:		:		:			:	
			L	_		·		_			•	
1080 th Line	R G	В	R	G	В	- · · · · · · · · · · · · · · · · · · ·	R	G	В	R	G	В



## **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or Compatible
Type / Part Number	I-PEX 20455-030E-12 or Compatible
Mating Housing/Part Number	I-PEX 20453-030T or Compatible


#### 6.2.2 Pin Assignment

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN#	Signal Name	Description
1	NC	No connection (Reserved for supplier)
2	GND	Ground
3	Lane1_N	Complement signal link lane 1
4	Lane1_P	True signal link lane1
5	GND	Ground
6	Lane0_N	Complement signal link lane0
7	Lane0_P	True signal link lane0
8	GND	Ground
9	AUX_CH_P	True signal Auxiliary Channel
10	AUX_CH_N	Complement signal Auxiliary Channel
11	GND	Ground
12	LCD_VCC	Logic power
13	LCD_VCC	Logic power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	GND	Ground
16	GND	Ground
17	HPD_IN	HPD Signal in
18	LED_GND	Ground
19	LED_GND	Ground
20	LED_GND	Ground
21	LED_GND	Ground




22	BL_Enable	LED Enable
23	BL_PWM	LED PWM
24	NC	AUO fab use
25	NC	AUO fab use
26	V_LED	LED Anode
27	V_LED	LED Anode
28	V_LED	LED Anode
29	V_LED	LED Anode
30	NC	No connection (Reserved for supplier)



Note1: start from right side

Note2: Input signals shall be low or High-impedance state when VDD is off,



internal circuit of eDP inputs are as following.



AU OPTRONICS CORPORATION

### 6.3 Interface Timing

#### 6.3.1 Timing Characteristics

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Pa	Parameter		Min.	Тур.	Max.	Unit
Frame	Frame Rate		-	60	=	Hz
Clock frequency		1/ T <sub>Clock</sub>		141		MHz
	Period	T <sub>V</sub>	1084	1116	3080	
Vertical	Active	T <sub>VD</sub>			<b>T</b> Line	
Section	Blanking	<b>T</b> ∨B	4	36	2000	
	Period	T <sub>H</sub>	2000	2104	2320	
Horizontal	Active	<b>T</b> HD		1920		<b>T</b> Clock
Section	Blanking	<b>T</b> HB	80	184	400	

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (1920+B)\*(1080+A)\*60<149.1MHz

Note 3: Clock frequency number is for reference, real setting value refer to EDID

### 6.4 Power On Sequence

Power on/off sequence is as follows. Interface signals and LED on/off sequence are also shown in the chart.


#### Display Port panel power sequence:



Display port interface power up/down sequence, normal system operation



#### Display Port AUX\_CH transaction only:



Display port interface power up/down sequence, AUX\_CH transaction only

## Display Port panel power sequence timing parameter:

Timing	Description	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
<b>T7</b>	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			




#### AU OPTRONICS CORPORATION

- Note 1: The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:
  - -upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).
  - -when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.
- Note 2: The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.
- Note 3: The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



AU OPTRONICS CORPORATION

#### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% 10% VLED Low	10%	
	T19	T20	

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	•
T15	10	
T16	10	-
T17	10	1
T18	0.5	10
T19	1*	-
T20	1*	

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

<sup>\*</sup>T<sub>PWM</sub>= 1/PWM Frequency



AU OPTRONICS CORPORATION

## 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

• Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

• Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

## 7.3 Reliability Test

Items	Required Condition	
Temperature Humidity Bias	Ta= 40°C, 90%RH, 300h	
High Temperature Operation	Ta= 50°C, Dry, 300h	
Low Temperature Operation	Ta= 0°C, 300h	
High Temperature Storage	Ta= 60°C, 35%RH, 300h	
Low Temperature Storage	Ta= -20°C, 50%RH, 250h	
Thermal Shock Test	Ta=-20°C to 60°C, Duration at 30 min, 100 cycles	
ESD	Contact: ±8 KV Air: ±15 KV	Note 1

**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.


No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION

- 8. Mechanical Characteristics
- 8.1 LCM Outline Dimension
- 8.1.1 Standard Front View




**156HAN01.1** <u>Document Version :0.1</u> 25 of 31



AU OPTRONICS CORPORATION

#### 8.1.2 Standard Back View





- 9. Shipping and Package
- 9.1 Shipping Label Format



Manufactured YY / WW Model No: B156HAN01.1 **AU Optronics** MADE IN CHINA (S01)

C 队 US E204356






H/W: 0A F/W:1






## 9.2 Carton Package



## 9.3 Shipping Package of Palletizing Sequence





## 10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	ED	11101101	237	
0B	hex, LSB first	11	00010001	17	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	16	00010110	22	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	22	00100010	34	
16	Max V image size (rounded to cm)	13	00010011	19	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2:2 bits)	06	00000110	6	
1A	Blue/white low bits (Lower 2:2:2:2 bits)	95	10010101	149	
1B	Red x (Upper 8 bits)	97	10010111	151	
1C	Red y/ highER 8 bits	57	01010111	87	
1D	Green x	53	01010011	83	
1E	Green y	94	10010100	148	
1F	Blue x	26	00100110	38	
20	Blue y	1C	00011100	28	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	
26	Standard timing #1	01	00000001	1	
27		01	00000001	1	
28	Standard timing #2	01	00000001	1	



	Ad of Monios confi of	1		I	l <b>I</b>
29		01	00000001	1	
2A	Standard timing #3	01	00000001	1	
2B		01	0000001	1	
2C	Standard timing #4	01	00000001	1	
2D		01	0000001	1	
2E	Standard timing #5	01	0000001	1	
2F		01	0000001	1	
30	Standard timing #6	01	00000001	1	
31		01	00000001	1	
32	Standard timing #7	01	00000001	1	
33		01	00000001	1	
34	Standard timing #8	01	00000001	1	
35		01	0000001	1	
36	Pixel Clock/10000 LSB	14	00010100	20	
37	Pixel Clock/10000 USB	37	00110111	55	
38	Horz active Lower 8bits	80	10000000	128	
39	Horz blanking Lower 8bits	B8	10111000	184	
3A	HorzAct:HorzBlnk Upper 4:4 bits	70	01110000	112	
3B	Vertical Active Lower 8bits	38	00111000	56	
3C	Vertical Blanking Lower 8bits	24	00100100	36	
3D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64	
3E	HorzSync. Offset	10	00010000	16	
3F	HorzSync.Width	10	00010000	16	
40	VertSync.Offset : VertSync.Width	3E	00111110	62	
41	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0	
42	Horizontal Image Size Lower 8bits	58	01011000	88	
43	Vertical Image Size Lower 8bits	C1	11000001	193	
44	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16	
45	Horizontal Border (zero for internal LCD)	00	00000000	0	
46	Vertical Border (zero for internal LCD)	00	00000000	0	
47	Signal (non-intr, norm, no stero, sep sync, neg pol)	18	00011000	24	
48	Pixel Clock/10,000 (LSB)	B8	10111000	184	
49	Pixel Clock/10,000 (MSB)	24	00100100	36	40Hz frame rate
49 4A	Horizontal Addressable Pixels, lower 8 bits	80	10000000	128	40112 ITAITIE TAIE
4B	Horizontal Blanking Pixels, lower 8 bits	B8	101111000	184	
	H Pixels, upper nibble : H Blanking, upper nibble				
4C 4D	Vertical Addressable Lines, lower 8 bits	70	01110000	112	
	Vertical Blanking Lines, lower 8 bits	38	00111000	56	
4E	V lines, upper nibble : V blanking, upper nibble	24	00100100	36	
4F	Horizontal Front Porch, lower 8 bits	40	01000000	64	
50	Horizontal Sync Pulse, lower 8 bits	10	00010000	16	
51	V Front Porch, lower nibble : V Sync Pulse, lower nibble	10	00010000	16	
52	VFP, 2 bits: VSP 2 bits: HFP 2 bits: HFP 2 bits	3E	00111110	62	
53		00	00000000	0	
54	Horizontal Image Size in mm, lower 8 bits  Vertical Image Size in mm, lower 8 bits	58	01011000	88	
55		C1	11000001	193	
56	H Image Size, upper nibble : V Image Size, upper nibble	10	00010000	16	
57	Horizontal Border	00	00000000	0	



58	Vertical Border	00	00000000	0	'
59	Bit Encode Sync Information	18	00011000	24	
5A	DC	00	00000000	0	
5B	HTOTAL	00	00000000	0	1
5C	на	00	00000000	0	1
5D	HBL	00	00000000	0	1
5E	HFP	00	00000000	0	1
5F	HFPe	00	00000000	0	1
60	НВР	00	00000000	0	]
61	НВ	00	00000000	0	1
62	HSO	00	00000000	0	nVDPS
63	HS	00	00000000	0	Reserved 00
64	VTOTAL	00	00000000	0	1
65	VA	00	00000000	0	]
66	VBL	00	00000000	0	]
67	VFP	00	00000000	0	]
68	VBP	00	00000000	0	]
69	VB	00	00000000	0	]
6A	VSO	00	00000000	0	]
6B	vs	00	00000000	0	
6C	Detail Timing Description #4	00	00000000	0	
6D	Flag	00	00000000	0	]
6E	Reserved	00	00000000	0	]
6F	For Brightness Table and Power Consumption	02	00000010	2	]
70	Flag	00	00000000	0	Header
71	PWM % [7:0] @ Step 0	11	00010001	17	
72	PWM % [7:0] @ Step 5	39	00111001	57	
73	PWM % [7:0] @ Step 10	F9	11111001	249	]
74	Nits [7:0] @ Step 0	0A	00001010	10	<u> </u>
75	Nits [7:0] @ Step 5	3C	00111100	60	-
76	Nits [7:0] @ Step 10	96	10010110	150	Brightness Table
77	Panel Electronics Power @ 32x32 Chess Pattern =	11	00010001	17	-
78	Backlight Power @ 60 nits =	1E	00011110	30	-
79	Backlight Power @ Step 10 =	24	00100100	36	Power
7A	Nits @ 100% PWM Duty =	96	10010110	150	Consumption
7B	Flag	20	00100000	32	
7C	Flag	20	00100000	32	-
7D	Flag	20	00100000	32	
7E	Extension Flag	00	00000000	0	
7F	Checksum	37	00110111	55	<u> </u>