

Product Functional Specification

15.4 inch WXGA Color TFT LCD Module Model Name : B154EW01

(◆) Preliminary Specification() Final Specification

Note: This Specification is subject to change without notice.

I. Contents

- 1.0 Handling Precautions
- 2.0 General Description
 - 2.1 Characteristics
 - 2.2 Functional Block Diagram
- 3.0 Absolute Maximum Ratings
- 4.0 Optical Characteristics
- 5.0 Signal Interface
 - 5.1 Connectors
 - 5.2 Signal Pin
 - 5.3 Signal Description
 - 5.4 Signal Electrical Characteristics
 - 5.5 Signal for Lamp Connector
- 6.0 Pixel Format Image
- 7.0 Parameter Guide Line for CFL Inverter
- 8.0 Interface Timings
 - 8.1 Timing Characteristics
 - 8.2 Timing Definition
- 9.0 Power Consumption
- 10.0 Power ON/OFF Sequence
- 11.0 Reliability Test Condition
- 12.0 Mechanical Characteristics
- 13.0 Shipping Label Format
- 14.0 Carton package
- 15.0 Shipping package of palletizing sequence

II Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1. 2003/08/13	All	First Edition for Customer	AII	

1.0 Handing Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL Reflector edge. Instead, press at the far ends of the CFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source(2.11, IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CFL in it is supplied by Limited Current Circuit(2.4, IEC60950 or UL1950). Do not connect the CFL in Hazardous Voltage Circuit.

2.0 General Description

B154EW01 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and backlight system. The screen format is intended to support the WXGA (1280(H) x 800(V)) screen and 262k colors (RGB 6-bits data driver). All input signals are LVDS interface compatible. Inverter card of backlight is not included.

B154EW01 is designed for a display unit of notebook style personal computer and industrial machine.

.


2.1 Display Characteristics

The following items are characteristics summary on the table under 25 condition:

ITEMS	Unit	SPECIFICATIONS
Screen Diagonal	[mm]	391mm
Active Area	[mm]	331.2 X 207.0
Pixels H x V		1280x3(RGB) x 800
Pixel Pitch	[mm]	0.2588X0.2588
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		Normally White
Typical White Luminance (ICFL=6.0mA)	[cd/m ²]	195 min (5 point average) 220 Typ. (5 point average)
Luminance Uniformity		1.25 max. (5 pts) 1.50 max. (13pts)
Contrast Ratio		400
Optical Rise Time/Fall Time	[msec]	18/7
Nominal Input Voltage VDD	[Volt]	+3.3 Typ.
Typical Power Consumption (VDD line + VCFL line)	[Watt]	6.5W max
Weight	[Grams]	580g typ.
Physical Size	[mm]	344x 222.0 x 6.5 max.
Electrical Interface		1 channel LVDS
Support Color		Native 262K colors (RGB 6-bit data driver)
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60

2.2 Functional Block Diagram

The following diagram shows the functional block of the 15.4 inches Color TFT/LCD Module:




3.0 Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	VDD	-0.3	+4.0	[Volt]	
Input Voltage of Signal	Vin	-0.3	VDD+0.3	[Volt]	
CCFL Current	ICFL	-	6.5	[mA] rms	
CCFL Ignition Voltage	Vs	-	TBD	Vrms	
Operating Temperature	TOP	0	+50	[°C]	Note 1
Operating Humidity	HOP	8	95	[%RH]	Note 1
Storage Temperature	TST	-20	+60	[°C]	Note 1
Storage Humidity	HST	5	95	[%RH]	Note 1
Vibration			1.5 10-500 (random)	G Hz	2hrs/axis, X,Y,Z
Shock			240 , 2	G ms	Half sine wave

Note 1: Maximum Wet-Bulb should be 39 and No condensation.

3.1 Wet-Bulb temperature chart




Operating Range Storage Range Storage Range

4.0 Optical Characteristics


The optical characteristics are measured under stable conditions as follows under 25 condition:

Item		Cond	ditions	Тур.	Note
Viewing Angle	[degree]	Horizonta K = 10	al (Right) (Left)	70 70	
K: Contrast Ratio	[degree]	Vertical K = 10	(Upper) (Lower)	60 60	
Contrast ratio				400	_
Luminance Uniformity				1.25 max. (5 pts) 1.50 max. (13pts)	
Response Time	[msec]	Rising		18	
(Room Temp.)	[msec]	Falling		7	
Color		Red	Х	TBD	
Chromaticity		Red	У	TBD	
Coordinates (CIE)		Green	Х	TBD	
		Green	У	TBD	
		Blue	Х	TBD	
		Blue	у	TBD	
		White	Х	0.313+/-0.03	
		White	у	0.329+/-0.03	
White Luminance (CCFL 6.0 mA)	[cd/m ²]			195min(5 points average) 220 (5 points average)	

Note 1: 5 points position (Display area: 331.2mm x 207.0mm)



Note 2: 13 points position



5.0 Signal Interface

5.1 Connectors

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	JAE or compatible
Type / Part Number	FI-XB30SL-HF10 or compatible
Mating Housing/Part Number	FI-X30M, FI-X30C or FI-X30H
Mating Contact/Part Number	FI-C3-A1

Connector Name / Designation	For Lamp Connector
Manufacturer	JST
Type / Part Number	BHSR-02VS-1
Mating Type / Part Number	SM02B-BHSS-1-TB

5.2 Signal Pin


Pin#	Signal Name	Pin#	Signal Name
1	GND	2	VDD
3	VDD	4	VEDID
5	NC	6	CLKEDID
7	DATAEDID	8	RxIN0-
9	RxIN0+	10	GND
11	RxIN1-	12	RxIN1+
13	GND	14	RxIN2-
15	RxIN2+	16	GND
17	RxCLKIN-	18	RxCLKIN+
19	GND	20	GND
21	NC	22	NC
23	NC	24	NC
25	NC	26	NC
27	NC	28	NC
29	NC	30	NC

5.3 Signal Description

The module is use a LVDS receiver. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS86 (negative edge sampling) or compatible.

Signal Name	Description
RxIN0-, RxIN0+	LVDS differential data input(Red0-Red5, Green0)
RxIN1-, RxIN1+	LVDS differential data input(Green1-Green5, Blue0-Blue1)
RxIN2-, RxIN2+	LVDS differential data input(Blue2-Blue5, Hsync, Vsync, DSPTMG)
RxCLKIN-, RxCLKIN0+	LVDS differential clock input
VDD	+3.3V Power Supply
GND	Ground

Note: Input signals shall be low or Hi-Z state when VDD is off.
Internal circuit of LVDS inputs are as following.



The module uses a 100ohm resistor between positive and negative data lines of each receiver input

Signal Name	Description	
RED5	Red Data 5 (MSB)	Red-pixel Data
RED4	Red Data 4	Each red pixel's brightness data consists of
RED3	Red Data 3	these 6 bits pixel data.
RED2	Red Data 2	·
RED1	Red Data 1	
RED0	Red Data 0 (LSB)	
	, ,	
	Red-pixel Data	
GREEN 5	Green Data 5 (MSB)	Green-pixel Data

(C) Copyright AU Optronics, Inc.

August, 2003 All Rights Reserved.

GREEN 4 GREEN 3 GREEN 2 GREEN 1 GREEN 0	Green Data 4 Green Data 3 Green Data 2 Green Data 1 Green Data 0 (LSB) Green-pixel Data	Each green pixel's brightness data consists of these 6 bits pixel data.
BLUE 5 BLUE 4 BLUE 3 BLUE 2 BLUE 1 BLUE 0	Blue Data 5 (MSB) Blue Data 4 Blue Data 3 Blue Data 2 Blue Data 1 Blue Data 0 (LSB) Blue-pixel Data	Blue-pixel Data Each blue pixel's brightness data consists of these 6 bits pixel data.
DTCLK	Data Clock	The typical frequency is 68.9 MHZ The signal is used to strobe the pixel data and DSPTMG signals. All pixel data shall be valid at the falling edge when the DSPTMG signal is high.
DSPTMG	Display Timing	This signal is strobed at the falling edge of -DTCLK. When the signal is high, the pixel data shall be valid to be displayed.
VSYNC	Vertical Sync	The signal is synchronized to -DTCLK.
HSYNC	Horizontal Sync	The signal is synchronized to -DTCLK.

Note: Output signals from any system shall be low or Hi-Z state when VDD is off.

5.4 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when VDD is off.

It is recommended to refer the specifications of SN75LVDS86DGG(Texas Instruments) in detail.


Signal electrical characteristics are as follows;

Parameter	Condition	Min	Max	Unit
Vth	Differential Input High Voltage(Vcm=+1.2V)		100	[mV]
Vtl	Differential Input Low Voltage(Vcm=+1.2V)	-100		[mV]

LVDS Macro AC characteristics are as follows:

(C) Copyright AU Optronics, Inc. August, 2003 All Rights Reserved.

	Min.	Max.
Clock Frequency (T)	50MHZ	70MHZ
Data Setup Time (Tsu)	1ns	
Data Hold Time (Thd)	1ns	



5.5 Signal for Lamp connector

Pin #	Signal Name						
1	Lamp High Voltage						
2	Lamp Low Voltage						

6.0 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		0			1										1	27	9	12	28	O
1st Line	R	G	В	R	G	В		 -	-		-		-	-	R	G	В	R	G	В
		•																		
		•																		
										•										
		•														1				
		'			<u>'</u>														' 	
800th Line	R	G	В	R	G	В	-	-		-		•	-	-	R	G	В	R	G	В

7.0 Parameter guide line for CFL Inverter

Parameter	Min	DP-1	Max	Units	Condition
White Luminance 5 points average	-	220		[cd/m ²]	(Ta=25)
CCFL current(ICFL)	3.0	6.0	6.5	[mA] rms	(Ta=25) Note 2
CCFL Frequency(FCFL)	55	60	65	[KHz]	(Ta=25) Note 3,4
CCFL Ignition Voltage(Vs)		991		[Volt] rms	(Ta= 0) Note 5
CCFL Voltage (Reference) (VCFL)	648	720	792	[Volt] rms	(Ta=25) Note 6
CCFL Power consumption (PCFL)	3.87	4.3	4.73	[Watt]	(Ta=25) Note 6

Note 1: DP-1 are AUO recommended Design Points.

^{*1} All of characteristics listed are measured under the condition using the AUO Test inverter.

^{*2} In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.

- *3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CFL, for instance, becomes more than 1 [M ohm] when CFL is damaged.
- *4 Generally, CFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
- *5 CFL discharge frequency must be carefully chosen so as not to produce interfering noise stripes on the screen.
- *6 Reducing CFL current increases CFL discharge voltage and generally increases CFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
- Note 2: It should be employed the inverter which has "Duty Dimming", if ICFL is less than 4mA.
- Note 3: CFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 4: The frequency range will not affect to lamp life and reliability characteristics.
- Note 5: CFL inverter should be able to give out a power that has a generating capacity of over 1,400 voltage. Lamp units need 1,400 voltage minimum for ignition.
- Note 6: Calculator value for reference (ICFL×VCFL=PCFL)


8.0 Interface Timings

Basically, interface timings should match the 1280x800 /60Hz manufacturing guide line timing.

8.1 Timing Characteristics

Parai	Parameter		Min.	Тур.	Max.	Unit	Condition
Clock fre	Clock frequency		50	68.9	85	MHz	
	Period	T_V	803	816	832		
Vertical Section	Active	T_VD	800	800	800	T_{Line}	
	Blanking	T_VB	3	16	32		
	Period	T _H	1302	1408	1700		
Horizontal Section	Active	T_{HD}	1280	1280	1280	T_{Clock}	
	Blanking	T_{HB}	22	128	420		
End-frame checking period		tEF	2			T_{Line}	
DE checking period		tDE	6400			T_{Line}	8 Frames

8.2 Timing Definition



9.0 Power Consumption

Input power specifications are as follows:

Symble	Parameter	Min	Тур	Max	Units	Condition
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	Load Capacitance 20uF
PDD	VDD Power		2		[Watt]	All Black Pattern
PDD Max	VDD Power max			2	[Watt]	Max Pattern Note
IDD	IDD Current		600		mΑ	All Black Pattern
IDD Max	IDD Current max			TBD	mΑ	Max Pattern Note
I Rush	Inrush Current			1800	mΑ	
VDDrp	Allowable			100	[mV]	
	Logic/LCD Drive Ripple Voltage				р-р	
VDDns	Allowable			100	[mV]	
	Logic/LCD Drive Ripple Noise				р-р	


(C) Copyright AU Optronics, Inc.

August, 2003 All Rights Reserved.


Note: VDD=3.3V

10. Power ON/OFF Sequence


VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



11.0 Reliability Test Condition




12. Mechanical Characteristics



(C) Copyright AU Optronics, Inc. August, 2003 All Rights Reserved.

^{*} The screw hole depth is 2.5mm max



NOTES:

- 1. NUMBER OF PIXELS: 1280X3(R,G,B)X800.
- 2. SIGNAL INTERFACE CONNECTOR SPEC:

 MAKER: JAE OR COMPATIBLE.


 INPUT: JAE FI-XB30SL-HF10.

 3. BACKLIGHT CCFL CONNECTOR SPEC:
- MAKER: JST.

 PART NO: BHSR-02VS-1.


 4. ALLOWED DEPTH OF USERHOLE SCREW INSERTION IS MAX 2.5MM.

13. Shipping Label Format



14. Carton package

The outside dimension of carton is 490 (L)mm x 390 (W)mm x 480 (H)mm



15. Shipping package of palletizing sequence

