

Doc. Version	0.c
Total Page	43
Date	2007/10/23

Product Specifications3.5" COLOR TFT-LCD MODULE

MODEL NAME: A035QN03 V0

< □ >Preliminary Specification

< > Final Specification

Note: The content of this specification is subject to change.

© 2007 AU Optronics All Rights Reserved,





Page: 1/45

0.c

Record of Revision

Version	Revise Date	Page	Content			
0.0	2007/01/19		First draft.			
	0007/04/05	6	Change the 50 th pin from NC to VCOM			
0.1	2007/01/25	30	Update the connector property and pin assignment			
		6	Change the 27 th pin from AVDD to NC			
		8	Change the LED typical current from 20mA to 25mA and typical			
0.2 2007/02/08		0	voltage from 19.2V to 19.8V.			
			Modify the Module outline drawing.			
		30	Update the pin assignment			
0.3	2007/02/15	7	Change the VCI min. from 2.5 to 3.0			
0.5	2007/02/13	8	Change the VCI IIIII. IIOIII 2.3 to 3.0			
0.3a	2007/03/01	22~23	Correct optical remark			
0.5a	2007/03/01	24	Correct Reliability Test Items			
0.4	2007/03/26	31, 32	Add power on/ off and STB sequence			
0.4	2001/03/20	8	Modify the typical DCLK to 24.54 MHz			
		4	Correct module thickness from 4 to 4.32			
0.5	0.5 2007/03/28		Correct LED reverse voltage from 2V to 5V.			
		22	Updated response time			
		8	Modify the absolute maximum rating table			
		10	Modify the electrical characteristic table			
		10~13	Modify the AC timing tables and diagrams			
0.6	2007/04/16	14~19	Modify the register timing, tables, and description			
		27	Change C14 to 10 uF			
		29~31	Add recommend power on/ off settings			
		32	Add notes for ESD protection			
		6	Move AGND, DGND, VCC, and VIO to pin31~34 respectively			
		6	Add GRB to pin35			
0.7	2007/05/22	7	Remove temperature operation/storage range			
		7	Update LED limit curve			
		26	Update the pin assignment in application circuit			
0.8	2007/06/20	5, 21	Update Touch panel FPC pin assignment			
0.9	2007/07/18	24	Update FPC outline dimension in drawing			
0.a	2007/07/10	10	Modify the electrical characteristics			



Page: 2/45

			Modify the minimum value of V-blanking in UPS051
		17~23	Modify the SPI settings
		33	Add GRB into power-on sequence
		37~42	Add recommended register settings
0.b	2007/08/15	11	Add general input timing
0.c	2007/10/23	25	Update response time spec

Page:

3/45



Contents:

<u>A.</u>	General Description	<u> 5</u>
<u>B.</u>	Features	5
<u>C.</u>	Physical Specifications	6
<u>D.</u>		
	1. Pin Assignment	7
	2. Absolute Maximum Ratings	
	3. Electrical Characteristics	
	a. TFT- LCD Panel (GND=0V)	
	b. Backlight Driving Conditions	
	4. AC Timing	11
	a. General input timing	11
	b. UPS051 compatible input timing	12
	c. UPS052 compatible input timing	13
	d. CCIR656	15
	e. YUV640/YUV720	16
	5. Command Register Map	18
	a. Command Timing: Serial Peripheral Interface	18
	b. SPI timing diagram	19
	c. Serial setting map	19
	d. SPI AC specification	20
	e. Description of serial control data	21
<u>E.</u>	VCOM AC DC level definition Optical specifications (Note 1, 2)	25
<u>F.</u>	Reliability Test Items	27
<u>G.</u>	Touch Screen Panel Specifications	28
	1. FPC Pin Assignment	28
	2. Electrical Characteristics	28
	3. Mechanical Characteristics	28
	4. Life test Condition	29
	5. Attention	29
Н.	Outline Dimension	31
<u>l.</u>	Packing Form	32
<u>J.</u>	Application Note	33
	1. Application circuit	33



Version

0.c

Page: 4/45

2.	Power on/ off sequence	34
3.	Standby timing	35
4.	Recommand UPS052 320RGB (24.54MHz) Register Settings	36
5.	Recommand UPS051 Register Settings	37
6.	Recommand UPS052 360RGB (27MHz) Register Settings	38
7.	Recommand YUV Mode A 640Y 320CrCb (24.54MHz) Register Settings	39
8.	Recommand YUV Mode A 720Y 360CrCb (27MHz) Register Settings	40
9.	Recommand YUV Mode B 640Y 320CrCb (24.54MHz) Register Settings	41
10.	Recommand YUV Mode B 720Y 360CrCb (27MHz) Register Settings	42
11.	Recommand CCIR656 720Y 360CrCb (27MHz) Register Settings	43
12.	Recommand ESD Protection	44



Page: 5/45

A. General Description

A035QN03 V0 is an amorphous transmissive type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit), a backlight unit and a touch panel.

B. Features

- 3.5-inch display with touch panel
- QVGA resolution in RGB stripe dot arrangement
- DC/DC integrated
- High brightness
- 3-wire register setting
- Digital 8-bit serial interface
- Wide viewing angle
- Integrated touch screen panel (resistive type)
- 3-in-1 FPC for LCD signals, backlight LED power and touch panel
- Green design




Page: 6/45

C. Physical Specifications

NO.	ltem	Unit	Specification	Remark
1	Display Resolution	dot	320 RGB (H)×240(V)	
2	Active Area	mm	70.08(H)×52.56(V)	
3	Screen Size	inch	3.5(Diagonal)	
4	Dot Pitch	mm	0.073(H)×0.219(V)	
5	Color Configuration		R. G. B. Stripe	Note 1
6	Color Depth		16.7M Colors	
7	Overall Dimension	mm	76.9(H) × 63.9(V) × 4.32(T)	Note 2
8	Weight	g	39.8	
9	Panel surface treatment	-	Hard coating 3H	

Note 1: Below figure shows dot stripe arrangement.



Note 2: Not including FPC. Refer to the drawing next page for further information.



Page: 7/45

D. Electrical Specifications

1. Pin Assignment

Pin no.	Symbol	I/O	Description	Remarks
1	R	I/O	Touch panel right electrode	
2	В	I/O	Touch panel bottom electrode	
3	L	I/O	Touch panel left electrode	
4	U	I/O	Touch panel upper electrode	
5	NC		NC pin	
6	VCOM	I	vcoм	
7	VGL	С	Capacitor of charge pumping circuit	
8	VGH	С	Capacitor of charge pumping circuit	
9	C3P	С	Capacitor of charge pumping circuit	
10	СЗМ	С	Capacitor of charge pumping circuit	
11	V_10	С	Capacitor of charge pumping circuit	
12	V_5	С	Capacitor of charge pumping circuit	
13	VINT2	С	Capacitor of charge pumping circuit	
14	C2P	С	Capacitor of charge pumping circuit	
15	C2M	С	Capacitor of charge pumping circuit	
16	VCAC	С	Capacitor of VCOMAC circuit	
17	FRP	0	Frame polarity	
18	VINT1	С	Capacitor of charge pumping circuit	
19	C1BP	С	Capacitor of charge pumping circuit	
20	C1AP	С	Capacitor of charge pumping circuit	
21	C1BM	С	Capacitor of charge pumping circuit	
22	C1AM	С	Capacitor of charge pumping circuit	
23	AGND	G	Analog ground	
24	DGND	G	Digital ground	



Page: 8/45

25	NC		NC pin
26	PVDD	PI	Analog power input, 3.0~3.6V is recommended.
27	NC		NC pin
28	GMA_H	С	Stabilizing capacitor for analog power
29	LED	I	LED back light cathode
30	LED_+	ı	LED back light anode
31	AGND	G	Analog ground
32	DGND	G	Digital ground
33	VCC	С	Digital power supply
34	VIO	PI	Digital power input
35	GRB	I	Global reset
36	cs	I	Chip enable of serial interface
37	SDA	Ю	Serial data input and output of serial interface
38	SCL	I	Clock of serial interface
39	HSYNC	I	Horizontal synchronous signal
40	VSYNC	I	Vertical synchronous signal
41	DCLK	I	Dot clock
42	DATA 7	I	Data of serial RGB input (MSB)
43	DATA 6	I	Data of serial RGB input
44	DATA 5	1	Data of serial RGB input
45	DATA 4	ı	Data of serial RGB input
46	DATA 3	1	Data of serial RGB input
47	DATA 2	1	Data of serial RGB input
48	DATA 1	1	Data of serial RGB input
49	DATA0	ı	Data of serial RGB input (LSB)
50	VCOM	1	VCOM
-		_	

I: Digital signal input, O: Digital signal output, IO: Digital inout pin, G: GND, PI: Power input



Page: 9/45


C: Power set capacitor connect pin.

2. Absolute Maximum Ratings

Items	Symbol	Va	lues	Unit	Condition	
itellis	Syllibol	Min.	Max.	Oilit		
D	VIO	-0.5	7	V		
Power Voltage	AVDD	-0.5	7	V		
LED Reverse Voltage	Vr		5	V	One LED	
LED Forward Current	lf		30	mA	One LED, Note 2	

Note 1.If the operating condition exceeds the absolute maximum ratings, the TFT-LCD module may be damaged permanently. Also, if the module operated with the absolute maximum ratings for a long time, its reliability may drop.

Note 2. If LED current exceeds the limit curve, the lifetime will drop dramatically.



Note 3. 90% RH maximum humidity when temp. ≤60°C.

If temp. >60°C, the maximum humidity shall be less than 90% RH.



Page: 10/45

3. Electrical Characteristics

The following items are measured under stable condition and suggested application circuit.

a. TFT- LCD Panel (GND=0V)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Digital Power Supply	VIO	1.8	3.3	3.6	V	
Analog Power Supply	PVDD	3.0	3.3	3.6	V	
Input Signal Voltage	Vi	0		0.2 x VIO	V	
Input Signal Voltage	VI	0.8 x VIO		VIO	V	
Frame Frequency	f _{Frame}		60		Hz	
Dot Data Clock	DCLK		24.54		MHz	
VCOM	VCOMDC	0.4	1.0	1.66	V	
VCOIVI	VCOMAC	3.6	4.2	5	V	
Power Stand-by Current	ISTB _{PVDD}		25	50	uA	PVDD=3.3V
Power Operating Current	I _{PVDD}		10	20	mA	VIO=3.3V

Note 1. Panel surface temperature should be kept less than content of section 3.2. "Absolute maximum ratings"

b. Backlight Driving Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Supply Current	Ι _L		25		mA	single serial
LED Supply Voltage	V_{L}		19.8		V	single serial
LED Life Time	L _L	10,000			Hr	Note 2, 3

Note 1: LED backlight is six LEDs serial type.


- Note 2: The "LED Supply Voltage" is defined by the number of LED at Ta=25 $^{\circ}$ C, I_L=20mA. In the case of 6 pcs LED, V_L=3.3*6=19.8V
- Note 3: The "LED life time" is defined as the time for the module brightness to decrease to 50% of the initial value at Ta=25°C, I_L=25mA
- Note 4: The LED lifetime could be decreased if operating I₁is larger than 25mA



Page: 11/45

4. AC Timing

a. General input timing




Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
CLK pulse duty	Tcw		40	50	60	%
Delay between Hsync and	Thc				1	DCLK
DCLK	THC		_	-	ı	DCLK
Hsync width	Twh		1	ı	ı	DCLK
Hsync period	Th		60	63.56	67	us
Hsync setup time	Thst		15	-	-	ns
Hsync hold time	Thhd		15	-	1	ns
Vsync width	Twv		1	-	-	Hsync
Vsync setup time	Tvst		15	-	-	ns
Vsync hold time	Tvhd		15	-	-	ns
Data set-up time	Tdsu	D0~D7 to DCLK	15	-	-	ns
Data hold time	Tdhd	D0~D7 to DCLK	15	-	ı	ns

Page: 12/45




b. UPS051 compatible input timing

Vertical Timing



Horizontal Timing



Timing specification

	Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
D	CLK Frequency	1/t _{DCLK}	13.5	27	27.19	MHz	
Hsync	Period	t _H	1024	1716	1728	t _{DCLK}	
	Display period	t _{hdisp}		960		t _{DCLK}	
	Back porch	t _{hbp}	50	70	255	t _{DCLK}	
	Front porch	t _{hfp}	14	686	718	t _{DCLK}	

ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 13/45

	Pulse wid	th	t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	t _V	241	262.5	_	t _H	
	Fellou	Even	ιγ	241	202.5	-	ч	
	Diamlassaaniad	Odd			240			
	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
Vsync	Dook norsh	Odd	4	13	20	28	4	
	Back porch	Even	$t_{\sf vbp}$	13.5	20.5	28.5	t _H	
	Front norch	Odd		0	4.5	-	4	
	Front porch	Even	t _{∨fp}	0	5	-	t _H	
	Pulse wid	th	t_{vsw}	1	1	ı	t_{H}	

c. UPS052 compatible input timing

Vertical Timing



2.0....


Horizontal Timing



14/45

Page:





Timing specification

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	=	24.535	-	MHz	
	Period		t _H	=	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		\mathbf{t}_{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	28	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	+		262.5		+	
	Feriou	Even	t _V	-	202.3	=	t _H	
	D: 1	Odd			040			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
		Odd		-	21	-		
	Back porch	Even	t_{vbp}	-	21.5	=	t _H	
	Pulse width		t _{vsw}	1	1	-	t _H	

PAL:

	Parameter	Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency	1/t _{DCLK}	-	24.375	-	MHz	
Hsync	Period	t _H	-	1560	-	t _{DCLK}	
	Display period	t _{hdisp}		1280		t _{DCLK}	
	Back porch	t _{hbp}	-	241	-	t _{DCLK}	




Page: 15/45

	Front porch		\mathbf{t}_{hfp}	0	28	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd	+		312.5		4	
	Period	Even	t _V	-	312.3	-	t _H	
	Diamlass a ania d	Odd			200		_	
Vsync	Display period	Even	t _{vdisp}		288		t _H	
	Daalamanah	Odd		-	24	-		
	Back porch	Even	$t_{\sf vbp}$	-	24.5	_	t _H	
	Pulse width		t _{vsw}	1	1	=	t _H	

d. CCIR656

Timing format



Timing specification


	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Freq	uency		1/t _{DCLK}	-	27	-	MHz	
	Period		t _H	-	1716	-	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
Hsync	Back porch		t _{hbp}	-	273	-	t _{DCLK}	
	Front porch		\mathbf{t}_{hfp}	4	4	4	t _{DCLK}	
	Pulse width		t _{hsw}	1	-	-	t _{DCLK}	
	Period	Odd	4		262.5			
	Period	Even	- t _V		202.5		t _H	
	Diamlass mariad	Odd	_		240		_	
	Display period	Even	t _{vdisp}		240		t _H	
Vsync	Dook norsh	Odd	_	-	18	-		
,	Back porch	Even	t _{vbp}	-	17.5	-	t _H	
	5tt	Odd	_	0	4.5	-		
	Front porch	Even	$\mathbf{t}_{\sf vfp}$	0	5	-	t _H	
	Dula a vei dtle	Odd] , \neg	1				
	Pulse width	Even	t _{vsw}	1	-	-	t _{DCLK}	




Page: 16/45

e. YUV640/YUV720


YUV640 mode A horizontal timing




YUV640 mode B horizontal timing



YUV720 mode A horizontal timing



YUV720 mode B horizontal timing



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 17/45

Timing specification

YUV640 mode

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	=	24.535	-	MHz	
	Period		t _H	=	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		\mathbf{t}_{hbp}	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Dariad	Odd			202.5			
	Period	Even	t _V	-	262.5	-	t _H	
\	Dili-d	Odd			240			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		240		t _H	
	Daalamanah	Odd	1	=	21	-		
	Back porch	Even	\mathbf{t}_{vbp}	=	21.5	-	t _H	

PAL:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	-	24.375	-	MHz	
	Period		t _H	-	1560	-	t _{DCLK}	
	Display period		t _{hdisp}		1280		t _{DCLK}	
Hsync	Back porch		$t_{\sf hbp}$	-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Deried	Odd			312.5			
	Period	Even	t _V	-	312.5	ļ	t _H	
\	D:!	Odd			200			
Vsync	Display period	Even	\mathbf{t}_{vdisp}		288		t _H	
	Daalaaaak	Odd		-	24	ı		
	Back porch	Even	t_{vbp}	-	24.5	-	t _H	



Page: 18/45

YUV 720 mode

NTSC:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark
DCLK Fr	equency		1/t _{DCLK}	-	27	-	MHz	
	Period		t _H	-	1716	-	t _{DCLK}	
	Display period		t _{hdisp}		1440		t _{DCLK}	
Hsync	Back porch		$t_{\sf hbp}$	-	241	-	t_{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}	
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}	
	Period	Odd Even	t _V	-	262.5	-	t _H	
.,	D: 1 : 1	Odd			040			
Vsync	Display period	Even	t _{vdisp}		240		t _H	
	Dook norch	Odd		-	21	-	4	
	Back porch	Even	\mathbf{t}_{vbp}	-	21.5	-	t _H	


PAL:

	Parameter		Symbol	Min.	Тур.	Max.	Unit.	Remark	
DCLK Fr	equency		1/t _{DCLK}	-	27	-	MHz		
	Period		t _H	-	1728	-	t _{DCLK}		
	Display period		t _{hdisp}		1440		t _{DCLK}		
Hsync	Back porch	orch orch	•		-	241	-	t _{DCLK}	
	Front porch		t _{hfp}	0	1	-	t _{DCLK}		
	Pulse width		t _{hsw}	1	1	-	t _{DCLK}		
	Daviad	Odd			242.5				
	Period	Even	t _V	-	312.5	-	t _H		
\	D:!	Odd			200		4		
Vsync	Display period	Even	t _{vdisp}		288		t _H		
	D 1	Odd		-	24	=			
	Back porch	Even	t_{vbp}	-	24.5	-	t _H		

5. Command Register Map

a. Command Timing: Serial Peripheral Interface

Configuration of serial data at SDA terminal




Note: R/W = '0' → Write mode R/W = '1' → Read mode


Write mode waveform

Page: 19/45






Read mode waveform




b. SPI timing diagram

AC serial interface write mode timings



AC serial interface read mode timings



c. Serial setting map

Reg N°	ADDF	RESS			CONT	≣NT										
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0



Page: 20/45

							_	ì		1	1	1		ı	1	
R0	0	0	0	0	R/W	-	-	*		*	U/D	SHL	GRB	STB	SHDB	SHCB
R1	0	0	0	1	R/W	-	-	-	ı	*	PARAL	PALM	PAL		SEL	
R2	0	0	1	0	R/W	ı	-	DDL_E				[DDL			
R3	0	0	1	1	R/W	-	-	-	1	-	*			HDL	-	
R4	0	1	0	0	R/W	-	-	-	-	*		*		*	*	*
R5	0	1	0	1	R/W	-	-	-	-	-	-	-		CONTR	AST	
R6	0	1	1	0	R/W	_	-	-	-			BRI	IGHTNE	SS		
R7	0	1	1	1	R/W	-	-	-	ı	-	-	-	-	-	-	-
R8	1	0	0	0	R/W	-	-	-	ı	-	-	-		VCOM_	AC	•
R9	1	0	0	1	R/W	-	-	-	-	VDCE		•	VCON	/_DC		
R10	1	0	1	0	R/W	-	-	-	-	1	1	0	,	+	,	*
Reg N°	ADDF	RESS			DEFAL	JLT VA	LUES									
	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R0	D15 0	D14 0	D13	D12 0	D11 R/W	D10 -	D9 -	D8 (00		D6 (0)	D5 (1)	D4 (1)	D3 (1)	D2 (1)	D1 (0)	D0 (1)
R0 R1														(1)		
	0	0	0	0	R/W	-	-)	(0)	(1)	(1)	(1)	(1)	(0)	
R1	0	0	0	0	R/W R/W	-	-	(00)	(0)	(1)	(1)	(1)	(1)	(0)	
R1 R2	0 0 0	0 0	0 0 1	0 1 0	R/W R/W R/W	-	-	(00 - (0)	-	(0)	(1)	(1)	(1) (0) 46h)	(1)	(0)	
R1 R2 R3	0 0 0	0 0 0	0 0 1 1	0 1 0 1	R/W R/W R/W			(00	-	(0)	(1)	(1) (1) (4)	(1) (0) 46h)	(1)	(0)	(1)
R1 R2 R3 R4	0 0 0 0	0 0 0 0	0 0 1 1 0	0 1 0 1	R/W R/W R/W R/W			(00 - (0) -		(0) (0) - (1)	(1) (0)	(1) (1) (4) (010)	(1) (0) 46h)	(1) (7h) (0)	(0)	(1)
R1 R2 R3 R4 R5	0 0 0 0 0	0 0 0 0 1	0 0 1 1 0	0 1 0 1 0	R/W R/W R/W R/W R/W	- - - -	- - - -	(00 - (0) - -	- - -	(0) (0) - (1)	(1) (0)	(1) (1) (4) (010)	(1) (0) 46h)	(1) (7h) (0)	(0)	(1)
R1 R2 R3 R4 R5 R6	0 0 0 0 0	0 0 0 0 1 1	0 0 1 1 0 0	0 1 0 1 0 1	R/W R/W R/W R/W R/W	- - - -	- - - -	(00 - (0) - - -) - - - -	(0) (0) - (1)	(1) (0) (0	(1) (1) (4) (010)	(1) (0) 46h)	(1) (7h) (0) (8h)	(0) (001) (1)	(1)
R1 R2 R3 R4 R5 R6	0 0 0 0 0 0	0 0 0 0 1 1 1	0 0 1 1 0 0	0 1 0 1 0 1 0	R/W R/W R/W R/W R/W R/W	- - - - -	- - - - -	(00 - (0) - - - -		(0) (0) - (1) -	(1) (0)	(1) (1) (4) (010) -	(1) (0) 46h)	(7h) (0) (8h)	(0) (001) (1)	(1)

^{*} Reserved

Note: Register R0/(D8,D7) must be (01)

d. SPI AC specification

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Serial clock period	Tsck	320	-	-	ns
Serial clock duty cycle	Tscw	40	50	60	%
Serial clock width low/high	Tssw	120	-	-	ns
Serial data setup time	Tist	120	-	-	ns
Serial data hold time	Tihd	120	-	-	ns
Serial data output delay	Tid	-	-	60	ns



Page: 21/45

CSB setup time	Tcst	120	-	-	ns
CSB data hold time	Tchd	120	-	-	ns
Chip select distinguish	Tcd	1	-	-	us
Delay between CSB and Vsync	Tcv	1	-	-	us

- Each serial command consists of 16 bits of data which is loaded one bit a time at the rising edge of serial clock SCL.
- Command loading operation starts from the falling edge of CS and is completed at the next rising edge of CS.
- The serial control block is operational after power on reset, but commands are established by the Vsync signal. If command is transferred multiple times for the same register, the last command before the Vsync signal is valid.
- If less than 16 bits of SCL are input while CS is low, the transferred data is ignored.
- If 16 bits or more of SCL are input while CS is low, the previous 16 bits of transferred data before the rising edge of CS pulse are valid data.
- Serial block operates with the SCL clock
- Serial data can be accepted in the power save mode.

e. Description of serial control data

R0: System settings

Address	Bit	Description	Description	
0000	[50]	Bit5(U/D)	Vertical shift direction selection.	0_0011_1101b
		Bit4(SHL)	Horizontal shift direction selection.	
		Bit3(GRB)	Global reset.	
		Bit2(STB)	Standby mode setting.	
		Bit1(SHDB)	DC-DC converter shutdown setting.	
		Bit0(SHCB)	Charge Pump shutdown setting.	

Bit5	UD function
0	Flip vertically
1	(default)

Bit4	SHL function
0	Flip horizontally
1	(default)



0.c

Page:

22/45

Bit3	GRB function	
0	The controller is reset, the charge pump and DCDC are off.	
	Reset all registers to default value.	
1	Normal operation. (default)	

Bit2	STB function
0	T-CON, source driver and DC-DC converter are off. All outputs are High-Z.
1	Normal operation. (default)

Bit1	SHDB function	
0	DC-DC converter is off. (default)	
1	DC-DC converter is on.	
	DC-DC controlled by STB and power on/off sequence.	

Bit0	SHCB function	
0	Charge Pump converter is off.	
	Charge Pump converter is on. (default)	
	Charge Pump controls by STB and power on/off sequence.	

R1: Timings settings

MO

Address	Bit	Description		Default
0001	[40]	Bit4(PALM)	PAL 1/6, PAL1/6,8 selection.	001_0001b
		Bit3(PAL)	PAL/NTSC selection.	
		Bit2-0(SEL)	Input data format selection.	

Bit4	PALM function
0	Manual PAL/NTSC selection
1	Automatic PAL/NTSC detection (default)

Bit3	PAL function
0	NTSC Input format (240 active line). (default)
1	PAL Input format (288 active line).

Bit2-0	SEL function
000	UPS051 path, special data format: DDX.




Page: 23/45

001	UPS052 320RGB 24.54MHz data format. (default)
010	UPS052 360RGB 27MHz data format.
011	YUV mode A 640Y 320CrCb 24.54MHz data format.
100	YUV mode A 720Y 360CrCb 27MHz data format.
101	YUV mode B 640Y 320CrCb 24.54MHz data format.
110	YUV mode B 720Y 360CrCb 27MHz data format.
111	CCIR 656 720Y 360CrCb 27MHz data format.

R2: Data delay settings

Address	Bit	Description	Description			
0010	[80]	Bit8(DDL_E)	Bit8(DDL_E) DDL setting selection. 0			
		Bit7-0(DDL) Horizontal Data start delay selection.				

DDL_E	DDL	T _{HS}	Unit	Remark
Х	00h	0	DCLK	
Х	46h	70 (Default)	DCLK	UPS051
Х	FFh	255	DCLK	
0	XXh	241(fixed)	DCLK	UPS051/YUV
1	00h~FFh	64~319	DCLK	025051/107
0	XXh	61(fixed)	DCLK	Parallel RGB
1	00h~FFh	0~255	DCLK	Parallel RGD



R3: Vertical delay settings

Address	Bit	Description	Default	
0011	[50]	Bit5-4(OEA)	01_0111b	
		Bit3-0(HDL)	Vertical delay selection.	

Bit5-4	OEA function (only in CCIR mode)
00	Display start @T _{VS} delay for Odd and Even field.



Page: 24/45

01	Display start @ T _{VS} delay for Odd field and @ T _{VS} +1 for Even field. (default)
1X	Display start @ T_{VS} +1 delay for Odd field and @ T_{VS} for Even field.

Bit3-0	HDL function
0000	TSTV=TVStyp - 7 Hsync period
0111	TSTV=TVStyp - 0 Hsync period. (default)
1111	TSTV=TVStyp + 8 Hsync period

R9: VCOM DC settings


Address	Bit	Description	Default	
1001	[60]	Bit6(VDCE)	110_1101b	
		Bit5-0(VCOM_DC) VCOM DC level adjustment. Step 20mV/LSB.		

Bit6	VDCE function
0	VCOM DC function disables VCOM pin HighZ. VCOM_DC=VCOM_AC/2.
1	DC voltage of VCOM follows VCOM_DC settings.(default)

Bit5-0	VCOM DC level				
	MVA/Normal LC	Low Voltage LC			
00h	1.4V	0.4V			
2Dh	2.30V (default) 1.30V (default)				
3Fh	2.66V	1.66V			

 $VOL_{VCOM} = VCOM_DC-VCOM_AC/2$

 $VOH_{VCOM} = VCOM_DC + VCOM_AC/2$





Version

Page: 25/45

0.c

E. VCOM AC DC level definition Optical specifications (Note 1, 2)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time							
Rise	Tr	<i>θ</i> =0°	-	7	10	ms	Note 4
Fall	Tf		-	28	40	ms	
Contrast ratio	CR	At optimized viewing angle	200	300	-		Note 5, 6
Viewing Angle		viewing angle					
Top			35	50	-		
Bottom		CR≧10	40	55	-	deg.	Note 7
Left			45	60	-		
Right			45	60	-		
Brightness (w/ TP)	Y _L	<i>θ</i> =0°	200	250	-	cd/m ²	Note 8
1411	Х	θ =0 °	0.26	0.31	0.36		
White Chromaticity	у	θ =0°	0.28	0.33	0.38		

Note 1 Ambient temperature = 25 □.


Note 2 Measured in the dark room

Note 3 Measured on the center area of panel with a field angle of 1° by Topcon luminance meter BM-7, after 10 minutes operation.

Note 4 Definition of response time:

Output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

Response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to the figure as follows.





Page: 26/45

Note 5 Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = Photo detector output when LCD is at "White" state

Photo detector output when LCD is at "Black" state

Note 6 White Vi = $V_{i50} \rightarrow 1.5V$

Black Vi = $V_{i50} \pm 2.0V$

"±" means that the analog input signal swings in phase with COM signal.


"means that the analog input signal swings out of phase with COM signal.

V_{i50:} The analog input voltage when transmission is 50%

100% transmission is defined as the transmission of LCD panel when all the input terminals of module are electrically opened.

Note 7 Definition of viewing angle:

Refer to the figure as follows.



Note 8 Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Page: 27/45

F. Reliability Test Items

No.	Test items	Conditions		Remark
1	High temperature storage	Ta = 80 □	240Hrs	
2	Low temperature storage	Ta = -25□	240Hrs	
3	High temperature operation	Ta = 60 □	240Hrs	
4	Low temperature operation	Ta = 0□	240Hrs	
5	High temperature and high humidity	Ta = 60□. 90% RH	240Hrs	Operation
6	Heat shock	-25□~80□, 50 cycles, 2Hr	Non-operation	
7	Electrostatic discharge	± 200V,200pF (0Ω), once	Non-operation	
8	Vibration (with carton)	Random vibration: 0.015G ² /Hz from 5~200Hz -6dB/Octave from 200~500Hz		IEC 68-34
9	Drop (with carton)	Height: 60cm 1 corner, 3 edges, 6 surface		

Note 1: Ta: Ambient temperature.




Page: 28/45

G. Touch Screen Panel Specifications

1. FPC Pin Assignment


Pin No.	Symbol	I/O
1	R	I/O
2	В	1/0
3	L	I/O
4	U	I/O



2. Electrical Characteristics

Item		Min.	Max.	Unit	Remark
Rate DC Voltage			7	V	
Resistance	X (Film)	350	950	Ω	At connector
Resistance	Y (Glass)	150	800	7.7	At connector
Linearity		-1.5%	1.5%		Note 1, test by 250 gf
Chattering			10	ms	At connector pin
Insulation Resistance		10M		Ω	DC 25V

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.



3. Mechanical Characteristics

ltem	Min.	Max.	Unit	Remark
Hardness of Surface	3		H	JIS K-5400
Operation Force (Pen or Finger)		50	gf	Note 1


Note 1: Within "guaranteed active area", but not on the edge and dot-spacer.




4. Life test Condition

ltem	Min.	Max.	Unit	Remark
Notes Life	10 ⁵		words	Note 1, 2
Input Life	10 ⁶		times	Note 1, 3

Note 1: Measurement condition of Operation Force: Within "guaranteed active area". Resistance, Insulation resistance, and operation force should be under 5.2 & 5.3 condition. When user pushes down on the film, resistance between X & Y axis must be equal or lower than $2k\Omega$. Below is test figure.



Note 2: Notes Life test condition (by pen): Notes area for pen notes life test is 10×9 mm. Size of word is 7.5×6.75mm. Word is any A.B.C.... letter. Writing speed is 60mm/s. Center of each word is changed at random in notes area.



Note 3: Input Life test condition(by finger): By silicone rubber tapping at same point. Tapping Load is 200g, and tapping frequency is 5Hz.

5. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1. Do not design enclosure pressing the view area to prevent from miss input.
- 2. Enclosure support must not touch with view area.
- 3. Use elastic or non-conductive material to enclosure touch panel.





Page: 30/45

- 4. Do not bond film of touch panel with enclosure.
- 5. The touch panel edge is conductive. Do not touch it with any conductive part after mounting.
- 6. If user wants to cleaning touch panel by air gun, pressure 2kg/cm2 below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7. Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face with vacuum.
- 8. Do not lift LCD module by FPC.
- 9. Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning.

 Do not use any organic solvent, acid or alkali liquor.
- 10. Do not pile touch panel. Do not put heavy goods on touch panel.

Recommendation of the cushion area:








Page: 31/45

0.c




H. Outline Dimension





Page: 32/45

I. Packing Form



MAX. CAPACITY:160 MODULES
MAX. WEIGHT: 12Kg
MEAS. 520mm*340mm*250mm



Page: 33/45

J. Application Note

1. Application circuit

The following drawing is the application circuit recommended.





Table of Capacitors

Item	Quantity	Reference	Part
1	7	C1,C2,C3,C4,C11,C12,C13	1uF/10V/X7R
2	4	C5,C6,C7,C8	2.2uF/10V/X7R
3	2	C9,C10	1uF/25V/X7R
4	1	C14	10 uF/10V/X7R




Page: 34/45

2. Power on/ off sequence




POWER OFF





Page: 35/45

3. Standby timing







Page: 36/45

4. Recommand UPS052 320RGB (24.54MHz) Register Settings

POWER ON








0.c



Page: 37/45

5. Recommand UPS051 Register Settings








Page: 38/45

6. Recommand UPS052 360RGB (27MHz) Register Settings










Page: 39/45

7. Recommand YUV Mode A 640Y 320CrCb (24.54MHz) Register Settings










Page: 40/45

0.c

8. Recommand YUV Mode A 720Y 360CrCb (27MHz) Register Settings










Page: 41/45

9. Recommand YUV Mode B 640Y 320CrCb (24.54MHz) Register Settings










Page: 42/45

0.c

10. Recommand YUV Mode B 720Y 360CrCb (27MHz) Register Settings










Page: 43/45

0.c

11. Recommand CCIR656 720Y 360CrCb (27MHz) Register Settings







Version

44/45

0.c

Page:

12. Recommand ESD Protection

- In order to recover from register corruption cause from ESD, AUO suggests that registers should be set repeatedly.
- AUO suggests the bezel connects to system GND to enhance ESD protection ability.