

# 群創光電 PRODUCT SPECIFICATION

Doc. Number:☐ Tentative Specification☐ Preliminary Specification☐ Approval Specification

# MODEL NO.: N173HHE SUFFIX: G32

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your cosignature and comments.	nfirmation with your

Approved By	Checked By	Prepared By

Version 3.0 7 February 2017 1 / 46



# PRODUCT SPECIFICATION CONTENTS

Appendi	x. SYSTEM COVER DESIGN GUIDANCEx. LCD MODULE HANDLING MANUAL	33
Appendi	x. OUTLINE DRAWING	31
Appendi	x. EDID DATA STRUCTURE	28
8.3 OPE	RATION PRECAUTIONS	27
	RAGE PRECAUTIONS	
	DLING PRECAUTIONS	
	CAUTIONS	
	PACKAGING METHOD	
	LET	
	TON	
	OULE LABEL	
	(ING	
	ABILITY TEST ITEM	
	ICAL SPECIFICATIONS	
	CONDITIONS	
	CAL CHARACTERISTICS	
	'ER ON/OFF SEQUENCE	
4.5 DISE	LAY TIMING SPECIFICATIONS	
	4.4.2 COLOR DATA INPUT ASSIGNMENT	
T.T D101	4.4.1 DISPLAY PORT INTERFACE	
44 DISE	PLAY PORT SIGNAL TIMING SPECIFICATION	
	4.3.3 BACKLIGHT UNIT	
	4.3.2 LED CONVERTER SPECIFICATION	
	Note (2) I <sub>RUSH</sub> : the maximum current when VCCS is rising	8
	4.3.1 LCD ELETRONICS SPECIFICATION	8
	CTRICAL CHARACTERISTICS	
	ERFACE CONNECTIONS	
	CTION BLOCK DIAGRAM	
4. FI FC	TRICAL SPECIFICATIONS	
3. <b>2</b>	3.2.1 TFT LCD MODULE	
	CTRICAL ABSOLUTE RATINGS	
	OLUTE RATINGS OF ENVIRONMENT	
	DLUTE MAXIMUM RATINGS	
	NECTOR TYPE	
	HANICAL SPECIFICATIONS	
	RVIEW ERAL SPECIFICATIONS	
1.1.000	DV/IEW/	4



#### **REVISION HISTORY**

Version	Date	Page	Description
3.0	19, Jan, 2017	All	Spec Ver.3.0 was first issued.

Version 3.0 7 February 2017 3 / 46



#### 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

N173HHE-G32 is a 17.3" TFT Liquid Crystal Display module with LED Backlight unit and 40 pins eDP interface. This module supports 1920 x 1080 FHD model and can display 16.7M colors.

#### 1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	17.3" diagonal	-	-
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1989 (H) x 0.1989 (V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16.7M	color	-
Transmissive Mode	Normally white	-	-
Surface Treatment	Hard coating (3H), High resolution Adaptable AG	-	-
Luminance, White	270	Cd/m2	-
Color Gamma	94%	NTSC	-
Power Consumption	Total (9.114) W (Max.) @ cell (1.65) W (Max.), BL (7 (Max.)	7.464) W	(1)

Note (1) The specified power consumption (with converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED\_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta =  $25 \pm 2 \,^{\circ}\text{C}$ , whereas Mosaic pattern is displayed.

#### 2. MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	397.60	398.10	398.6	mm	(4)
Module Size	Vertical (V)	229.95	230.45	230.95	mm	(1) (2)
	Thickness (T)	-	3.78	4.00	mm	(2)
Active Area	Horizontal	381.79	381.89	381.99	mm	-
Active Area	Vertical	214.71	214.81	214.91	mm	-
Weight		-	578	595	g	-

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



#### 2.1 CONNECTOR TYPE

Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-040E-12

User's connector Part No: IPEX-20453-040T-03





#### 3. ABSOLUTE MAXIMUM RATINGS

#### 3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
nem	Symbol	Min.	Max.	Offic		
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)	
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
  - (b) Wet-bulb temperature should be 39 °C Max.
  - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





#### 3.2 ELECTRICAL ABSOLUTE RATINGS

#### 3.2.1 TFT LCD MODULE

Item	Symbol	Val	lue	Unit	Note	
item	Cymbol	Min. Max.		Offic	14010	
Power Supply Voltage	VCCS	-0.3	+4.0	V	(1)	
Logic Input Voltage	V <sub>IN</sub>	-0.3	+4.0	V	(1)	
Converter Input Voltage	LED_VCCS	-0.3	26	V	(1)	
Converter Control Signal Voltage	LED_PWM,	-0.3	5	V	(1)	
Converter Control Signal Voltage	LED_EN	-0.3	5	V	(1)	


Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

Version 3.0 7 February 2017 5 / 46



#### 4. ELECTRICAL SPECIFICATIONS

#### **4.1 FUNCTION BLOCK DIAGRAM**



#### 4.2. INTERFACE CONNECTIONS

#### PIN ASSIGNMENT


Pin	Symbol	Description	Remark
1	NC	No Connection (Reserved for LCD test)	
2	H_GND	High Speed Ground	
3	ML3-	Complement Signal-Lane 3	
4	ML3+	True Signal-Main Lane 3	
5	H_GND	High Speed Ground	
6	ML2-	Complement Signal-Lane 2	
7	ML2+	True Signal-Main Lane 2	
8	H_GND	High Speed Ground	
9	ML1-	Complement Signal-Lane 1	
10	ML1+	True Signal-Main Lane 1	
11	H_GND	High Speed Ground	
12	ML0-	Complement Signal-Lane 0	
13	ML0+	True Signal-Main Lane 0	
14	H_GND	High Speed Ground	
15	AUX+	True Signal-Auxiliary Channel	
16	AUX-	Complement Signal-Auxiliary Channel	
17	H_GND	High Speed Ground	
18	VCCS	Power Supply +3.3 V (typical)	
19	VCCS	Power Supply +3.3 V (typical)	
20	VCCS	Power Supply +3.3 V (typical)	
21	VCCS	Power Supply +3.3 V (typical)	
22	NC	No Connection (Reserved for LCD test)	
23	GND	Ground	
24	GND	Ground	

Version 3.0 7 February 2017 6 / 46



25	GND	Ground	
26	GND	Ground	
27	HPD	Hot Plug Detect	
28	BL_GND	BL Ground	
29	BL_GND	BL Ground	
30	BL_GND	BL Ground	
31	BL_GND	BL Ground	
32	LED_EN	BL_Enable Signal of LED Converter	
33	LED_PWM	PWM Dimming Control Signal of LED Converter	
34	NC	No Connection (Reserved for LCD test)	
35	NC	No Connection (Reserved for LCD test)	
36	LED_VCCS	BL Power	
37	LED_VCCS	BL Power	
38	LED_VCCS	BL Power	
39	LED_VCCS	BL Power	
40	NC	No Connection (Reserved for LCD test)	

Note (1) The first pixel is odd as shown in the following figure.



PCBA

Version 3.0 7 February 2017 7 / 46



#### 4.3 ELECTRICAL CHARACTERISTICS

#### 4.3.1 LCD ELETRONICS SPECIFICATION


Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	note
Power Supply Voltage		VCCS	3.0	3.3	3.6	V	(1)
Ripple Voltage		$V_{RP}$	-	50	-	mV	(1)
Inrush Current		I <sub>RUSH</sub>	-	-	1.5	Α	(1),(2)
Dower Cumply Current	Mosaic	loo	-	460	500	mA	(3)a
Power Supply Current	Black	lcc	-	450	490	mA	(3)
HPD Impedance		R <sub>HPD</sub>	30K	-	-	ohm	(4)
LIDD	High Level		2.8	-	3.3	V	(5)
HPD	Low Level		0	-	0.4	V	(5)

Note (1) The ambient temperature is  $Ta = 25 \pm 2$  °C.


#### Note (2) I<sub>RUSH</sub>: the maximum current when VCCS is rising

I<sub>IS</sub>: the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



#### VCCS rising time is 0.5ms




Version 3.0 7 February 2017 8 / 46



Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25  $\pm$  2 °C, DC Current and  $f_v$  = 60 Hz, whereas a power dissipation check pattern below is displayed.

#### a. Mosaic Pattern



Active Area

- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.
- Note (5) When a source detects a low-going HPD pulse, it must be regarded as a HPD event. Thus, the source must read the link / sink status field or receiver capability field of the DPCD and take corrective action.

Version 3.0 7 February 2017 9 / 46




#### 4.3.2 LED CONVERTER SPECIFICATION

Doron	Parameter			Value	Unit	Note	
Parar			Min.	Тур.	Max.	Unit	Note
Converter Input Pow	ver Supply Voltage	LED_Vccs	8	12.0	21.0	V	-
Converter Inrush Cu	ırrent	ILED <sub>RUSH</sub>	-	-	1.5	Α	(1)
LED_EN Control	Backlight On		2.2	-	5.0	V	(4)
Level	Backlight Off		0	-	0.6	V	(4)
LED_EN Impedance		R <sub>LED_EN</sub>	30K	-	-	ohm	(4)
PWM Control Level	PWM High Level		2.2	-	5	V	(4)
PWW Control Level	PWM Low Level		0	-	0.6	V	(4)
PWM Impedance		R <sub>PWM</sub>	30K	-	-	ohm	(4)
PWM Control Duty F	Ratio		5	-	100	%	(5)
PWM Control Permissive Ripple Voltage		VPWM_pp	-	-	100	mV	-
PWM Control Frequency		f <sub>PWM</sub>	190	-	2K	Hz	(2)
LED Power Current	LED_VCCS =Typ.	ILED	477	599	622	mA	(3)

Note (1) ILED<sub>RUSH</sub>: the maximum current when LED\_VCCS is rising,

ILED<sub>IS</sub>: the maximum current of the first 100ms after power-on,


Measurement Conditions: Shown as the following figure. LED\_VCCS = Typ, Ta = 25  $\pm$  2  $^{\circ}$ C, f<sub>PWM</sub> = 200 Hz, Duty=100%.



Version 3.0 7 February 2017 10 / 46



#### VLED rising time is 0.5ms




Note (2) If PWM control frequency is applied in the range less than 1KHz, the "waterfall" phenomenon on the screen may be found. To avoid the issue, it's a suggestion that PWM control frequency should follow the criterion as below.

PWM control frequency f<sub>PWM</sub> should be in the range

$$(N+0.33)*f \le f_{\text{PWM}} \le (N+0.66)*f$$
  $N: \text{Integer } (N \ge 3)$   $f: \text{Frame rate}$ 

- Note (3) The specified LED power supply current is under the conditions at "LED\_VCCS = Typ.", Ta = 25  $\pm$  2 °C, f<sub>PWM</sub> = 200 Hz, Duty=100%.
- Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. For example, the figure below describes the equivalent pull down impedance of LED\_EN (If it exists). The rest pull down impedances of other signals (eg. HPD, PWM ...) are in the same concept.



Note (5) If the cycle-to-cycle difference of PWM duty exceeds 0.1%, especially when the PWM duty is low, slight brightness change might be observed.

Version 3.0 7 February 2017 11 / 46




#### **4.3.3 BACKLIGHT UNIT**

 $Ta = 25 \pm 2 \, {}^{\circ}C$ 

Doromotor	Cumahad		Value	Unit	Nata	
Parameter	Symbol	Min.	Min. Typ.		Offic	Note
LED Light Bar Power Supply Voltage	VL	28.6	30.8	33	V	(4)(2)(Duty(1009()
LED Light Bar Power Supply Current	lL	-	192	-	mA	(1)(2)(Duty100%)
Power Consumption	PL	-	5.91	6.34	W	(3)
LED Life Time	$L_BL$	15000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:



- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3)  $P_L = I_L \times V_L$  (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta =  $25 \pm 2$  °C and I<sub>L</sub> = 24 mA(Per EA) until the brightness becomes  $\leq 50\%$  of its original value.

Version 3.0 7 February 2017 12 / 46




#### 4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION


#### 4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0	-	2	V	(1)(4)
AUX AC Coupling Capacitor	$C_{AUX}$	75	-	200	nF	(2)
Main Link AC Coupling Capacitor	C_ML_Source	75	-	200	nF	(3)


Note (1)Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPort<sup>™</sup> Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.



(2) Recommended eDP AUX Channel topology is as below and the AUX AC Coupling Capacitor (C\_Aux\_Source) should be placed on the source device.



(3) Recommended Main Link Channel topology is as below and the Main Link AC Coupling Capacitor (C\_ML\_Source) should be placed on the source device.



(4) The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1

Version 3.0 7 February 2017 13 / 46



#### 4.4.2 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input the brighter the color. The table below provides the assignment of color versus data input.

												D		Sig	nal										
	Color				Re								Gre								Bl				
	T	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2	B1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	l :	:	l :	:	:	l :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	l :	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0)/Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		:
Of	:	:	:	l :	:	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	l :	:	l : l
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	Ö	0	Ö	0	Ö	Ö	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	o
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



#### 4.5 DISPLAY TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

#### Refresh rate 120Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	301.85	305.64	309.44	MHz	-
	Vertical Total Time	TV	1128	1132	1136	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	52	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2230	2250	2270	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	330	TH-THD	Tc	-

Note (1) The panel can operate at 120Hz normal mode and power saving mode, respectively. All reliability tests are based on specific timing of 120Hz refresh rate. We can only assure the panel's electrical function at power saving mode

#### **INPUT SIGNAL TIMING DIAGRAM**




Version 3.0 7 February 2017 15 / 46



#### 4.6 POWER ON/OFF SEQUENCE

The power sequence specifications are shown as the following table and diagram.



Version 3.0 7 February 2017 16 / 46



#### Timing Specifications:

Parameter	Description	Reqd.		lue	Unit	Notes
	•	Ву	Min	Max		110100
t1	Power rail rise time, 10% to 90%	Source	0.5	10	ms	- Automatic Black Video generation prevents
t2	Delay from LCD,VCCS to black video generation	Sink	0	200	ms	display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	0	-	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	0	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	0	-	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	80	-	ms	Source must assure display video is stable *: Recommended by INX. To avoid garbage image.
t9	Delay from backlight off to end of valid video data	Source	50	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below) *: Recommended by INX. To avoid garbage image.
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-

Version 3.0 7 February 2017 17 / 46



t12	VCCS Power off time	Source	500	-	ms	-
t <sub>A</sub>	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t <sub>B</sub>	LED power rail fall time, 90% to 10%	Source	0	10	ms	-
t <sub>C</sub>	Delay from LED power rising to LED dimming signal	Source	1	-	ms	-
t <sub>D</sub>	Delay from LED dimming signal to LED power falling	Source	1	-	ms	-
t <sub>E</sub>	Delay from LED dimming signal to LED enable signal	Source	0	-	ms	-
t <sub>F</sub>	Delay from LED enable signal to LED dimming signal	Source	0	-	ms	-

- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
  - Upon LCDVCC power-on (within T2 max)
  - When the "NoVideoStream\_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.

Version 3.0 7 February 2017 18 / 46



#### 5. OPTICAL CHARACTERISTICS

#### **5.1 TEST CONDITIONS**

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	Ha	50±10	%RH			
Supply Voltage	$V_{CC}$	3.3	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
LED Light Bar Input Current	Ι <sub>L</sub>	192	mA			


The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

#### **5.2 OPTICAL SPECIFICATIONS**

Iter	m	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		400	500	-	-	(2), (5),(7)
Response Time		$T_R$		-	1.5	2.5	ms	
Response fille		T <sub>F</sub>		-	3.5	5.5	ms	(3) ,(7)
Average Luminance of White		Lave		240	270	-	cd/m <sup>2</sup>	(4), (6) ,(7)
	Red		$\theta_x=0^\circ$ , $\theta_Y=0^\circ$		0.678		-	
	Reu	Ry	Viewing Normal Angle		0.309		-	
Color	Green	Gx			0.264		-	
		Gy		Тур –	0.678	Typ +	-	(4) (7)
Chromaticity	Dlug	Bx		0.03	0.151	0.03	-	(1) ,(7)
	Blue	Ву			0.060		-	
	White	Wx			0.313		-	
	vvriite	Wy			0.329		-	
	Harizantal	$\theta_x$ +		75	85			
Minusia a Angla	Horizontal	$\theta_{x}$ -	OD: 40	75	85	-	Don	(1),(5),
Viewing Angle	\ / a #4: a a l	θ <sub>Y</sub> +	CR≥10	50	60	-	Deg.	(7)
	Vertical	θ <sub>Y</sub> -		50	60	-		
White Variation	of 5 Points	δW <sub>5p</sub>	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	80	90	-	%	(5),(6) , (7)



Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):



Note (2) Definition of Contrast Ratio (CR):

 $\theta_{V^{-}} = 90^{\circ}$ 

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T<sub>R</sub>, T<sub>F</sub>):



Note (4) Definition of Average Luminance of White (LAVE):

Measure the luminance of White at 5 points

$$L_{AVE} = [L (1) + L (2) + L (3) + L (4) + L (5)] / 5$$


L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Version 3.0 7 February 2017 **20 / 46** 



#### Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




#### Note (6) Definition of White Variation (δW):

Measure the luminance of White at 5 points / 13 points

 $\delta W_{5p} = \{Minimum [L (1) \sim L (5)] / Maximum [L (1) \sim L (5)]\}*100\%$ 

 $\delta W_{13p} = \{Minimum [L (1) \sim L (13)] / Maximum [L (1) \sim L (13)]\}*100\%$ 



Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.

Version 3.0 7 February 2017 21 / 46



#### 6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour ←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	( ) ( )
High Temperature & High Humidity Operation Test	50℃, 80% RH, 240 hours	
ESD Test (Operation)	150pF, 330 $\Omega$ , 1sec/cycle Condition 1 : Contact Discharge, $\pm 8$ KV Condition 2 : Air Discharge, $\pm 15$ KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	(1)(3)
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




#### 7. PACKING

#### 7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N173HHE G32
- (b) Revision: Rev. C2, for example: C1, C2 ...etc.



- (d) Production Location: MADE IN XXXX.
- (e) UL Logo: XXXX is UL factory ID.

Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2010~2019

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

--



#### 7.2 CARTON




Figure. 7-2 Packing method

Version 3.0 7 February 2017 **24 / 46** 



# 群創光電 PRODUCT SPECIFICATION

#### 7.3 PALLET




Figure. 7-3 Packing method



#### 7.4 UN-PACKAGING METHOD




Figure. 7.4 Un-packing method

Version 3.0 7 February 2017 **26 / 46** 



# 群創光電 PRODUCT SPECIFICATION

#### 8. PRECAUTIONS

#### 8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

#### **8.2 STORAGE PRECAUTIONS**

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

#### 8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



#### **Appendix. EDID DATA STRUCTURE**

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #	Byte #	Field News and Comments	Value	Value
(decimal)	(hex)	Field Name and Comments	(hex)	(binary)
0	00	Header	00	00000000
1	01	Header	FF	11111111
2	02	Header	FF	11111111
3	03	Header	FF	11111111
4	04	Header	FF	11111111
5	05	Header	FF	11111111
6	06	Header	FF	11111111
7	07	Header	00	00000000
8	08	EISA ID manufacturer name ("CMN")	0D	00001101
9	09	EISA ID manufacturer name	AE	10101110
10	0A	ID product code (LSB)	47	01000111
11	0B	ID product code (MSB)	17	00010111
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	10	00010000
17	11	Year of manufacture (fixed year code)	1A	00011010
18	12	EDID structure version ("1")	01	00000001
19	13	EDID revision ("4")	04	00000100
20	14	Video I/P definition ("Digital")	A5	10100101
21	15	Active area horizontal ("38.189cm")	26	00100110
22	16	Active area vertical ("21.481cm")	15	00010101
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("RGB, Non-continous")	02	00000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	8A	10001010
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	D5	11010101
27	1B	Rx=0.678	AD	10101101
28	1C	Ry=0.309	4F	01001111
29	1D	Gx=0.264	43	01000011
30	1E	Gy=0.678	AD	10101101
31	1F	Bx=0.151	26	00100110
32	20	By=0.06	0F	00001111
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	0000001
40	28	Standard timing ID # 2	01	0000001
41	29	Standard timing ID # 2	01	0000001

Version 3.0 7 February 2017 28 / 46



42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3	01	00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	00000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	0000001
50	32	Standard timing ID # 7	01	0000001
51	33	Standard timing ID # 7	01	0000001
52	34	Standard timing ID # 8	01	0000001
53	35	Standard timing ID # 8	01	0000001
54	36	Detailed timing description # 1 Pixel clock ("305.64MHz")	64	01100100
55	37	# 1 Pixel clock (hex LSB first)	77	01110111
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("330")	4A	01001010
58	3A	# 1 H active : H blank	71	01110001
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("52")	34	00110100
61	3D	# 1 V active : V blank	40	01000000
62	3E	# 1 H sync offset ("100")	64	01100100
63	3F	# 1 H sync pulse width ("66")	42	01000010
64	40	# 1 V sync offset : V sync pulse width ("6 : 10")	6A	01101010
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width	00	00000000
66	42	# 1 H image size ("381 mm")	7D	01111101
67	43	# 1 V image size ("214 mm")	D6	11010110
68	44	# 1 H image size : V image size	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 ASCII string Model name	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 Character of Model name ("N")	4E	01001110
78	4E	# 2 Character of Model name ("1")	31	00110001
79	4F	# 2 Character of Model name ("7")	37	00110111
80	50	# 2 Character of Model name ("3")	33	00110011
81	51	# 2 Character of Model name ("H")	48	01001000
82	52	# 2 Character of Model name ("H")	48	01001000
83	53	# 2 Character of Model name ("E")	45	01000101
84	54	# 2 Character of Model name ("-")	2D	00101101
85	55	# 2 Character of Model name ("G")	47	01000111
86	56	# 2 Character of Model name ("3")	33	00110011
87	57	# 2 Character of Model name ("2")	32	00110010


Version 3.0 7 February 2017 29 / 46



88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 ASCII string Vendor	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 Character of string ("C")	43	01000011
96	60	# 3 Character of string ("M")	4D	01001101
97	61	# 3 Character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 ASCII string Model Name	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 Character of Model name ("N")	4E	01001110
114	72	# 4 Character of Model name ("1")	31	00110001
115	73	# 4 Character of Model name ("7")	37	00110111
116	74	# 4 Character of Model name ("3")	33	00110011
117	75	# 4 Character of Model name ("H")	48	01001000
118	76	# 4 Character of Model name ("H")	48	01001000
119	77	# 4 Character of Model name ("E")	45	01000101
120	78	# 4 Character of Model name ("-")	2D	00101101
121	79	# 4 Character of Model name ("G")	47	01000111
122	7A	# 4 Character of Model name ("3")	33	00110011
123	7B	# 4 Character of Model name ("2")	32	00110010
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	5F	01011111





### Appendix. OUTLINE DRAWING



Version 3.0 7 February 2017 31 / 46









NOTES: I. NO ROBER TO AVOID ABNORMAL DISPLAY, POOLING AND WHITE SPOT, NO OVERLAPPING IS SUGGESTED AT CABLES, ANTENNAS, CAMERA, MLAN, WAN OR FOREIGN OBLESTED OVER FECTOR, "T-OOK AND VE LOCATIONS." 2. LYDS/SEP COMECTOR IS WESSIRED AT FIRM AND ITS WATHING LINE. J. WOULDE LANGES SPEC, 0.50 MM WANS, (SPEC. WILL BE MODIFIED AFTER DVT CHECK)

Note. Dimensions measuring instruments as below,


1. Length/ Width/Thickness: Caliper

2. Height : Height gauge3. Flatness : Feeler gauge

Version 3.0 7 February 2017 32 / 46




#### **Appendix. SYSTEM COVER DESIGN GUIDANCE**




Version 3.0 7 February 2017 33 / 46






Version 3.0 7 February 2017 34 / 46










Version 3.0 7 February 2017 36 / 46



test, sharp edge design in keyboard surface may damage panel during the test. We suggest to use slope edge design, or to reduce the thickness difference of keyboard/mouse pad from the nearby surface. 11 Screw boss height design Screw LCD Gap Backlight Screw boss System rear-cover Panel rear-cover Screw LCD Backlight Screw boss System Panel rear-cover rear-cover Definition Screw boss height should be designed with respect to the height of bracket bottom surface to panel bottom surface + flatness change of panel itself. Because gap will exist between screw boss and bracket, if the screw boss height is smaller. As result while fastening screw, bracket will deformed and pooling issue may occur. 12 Assembly SOP examination for system front-cover with Hook design Assembly Pressure System front-cover Hook LCD Backlight System rear-cover Assembly Pressure Definition To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel. Assembly SOP examination for system front-cover with Double tape design 13 Assembly Force System front-cover Double tape LCD Backlight System rear-cover Flat surface stage To prevent panel crack during system front-cover assembly process with double tape Definition design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the Version 3.0 7 February 2017 37 / 46


7 1 editary 2017 37 740






Version 3.0 7 February 2017 38 / 46









Definition


To maintain gap E (gap of system front-cover to LCD module) in its inspection spec, especially at location with maximum LCD deformation (center of LCD length), we recommend adding spacer with design gap A smaller or equal to gap E.

The allowable spacer mating location is on module metal frame outside LCD Active-Area. Note: If the interference can not be avoided, please feel free to contact INX FAE Engineer for collaboration design. We can help to verify and pass risk assessment for customer reference.



#### Appendix. LCD MODULE HANDLING MANUAL

Purpose	<ul> <li>This SOP is prepared to prevent panel dysfunction possibility through incorrect handling procedure.</li> <li>This manual provides guide in unpacking and handling steps.</li> <li>Any person which may contact / related with panel, should follow guide stated in this manual to prevent panel loss.</li> </ul>
1.	Unpacking





Remove PET Cover




Remove PE Foam



Handle with care (see next page)





**Finger Slot** 

Use slots at both sides for finger insertion. Handle panel upward with care.

3. Do and Don't

#### Do:

- Handle with both hands.
- Handle panel at left and right edge.



### Don't:

- Lifting with one hand.



Handle at PCBA side.



Version 3.0 7 February 2017 42 / 46



### Don't:

Stack panels.



Press panel.



#### Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel



### Don't:

 Paste any material unto white reflector sheet



### Don't:

 Pull / Push white reflector sheet





### Don't:

Hold at panel corner.



### Don't:

Twist panel.



#### Do:

 Hold panel at top edge while inserting connector.



### Don't:

 Press white reflector sheet while inserting connector.





#### Do:

 Remove panel protector film starts from pull tape



### Don't:

 Remove panel protector film From film another side.



### Don't:

Touch or Press PCBA Area.





Version 3.0 7 February 2017 45 / 46



### Don't:

- Touch or Press PCBA Area.





Version 3.0 7 February 2017 46 / 46