

De	oc. Number:
	Tentative Specification
	Preliminary Specification
	Approval Specification

MODEL NO.: N116HSE SUFFIX: EA2

Customer: Common						
APPROVED BY	SIGNATURE					
Name / Title Note						
Please return 1 copy for your consignature and comments.	firmation with your					

Approved By	Checked By	Prepared By



CONTENTS

1. GENERAL DESCRIPTION	4
1.1 OVERVIEW	4
1.2 GENERAL SPECIFICATIONS	4
2. MECHANICAL SPECIFICATIONS	5
2.1 CONNECTOR TYPE	5
3. ABSOLUTE MAXIMUM RATINGS	6
3.1 ABSOLUTE RATINGS OF ENVIRONMENT	6
3.2 ELECTRICAL ABSOLUTE RATINGS	6
3.2.1 TFT LCD MODULE	6
4. ELECTRICAL SPECIFICATIONS	7
4.1 FUNCTION BLOCK DIAGRAM	7
4.2. INTERFACE CONNECTIONS	7
4.3 ELECTRICAL CHARACTERISTICS	9
4.3.1 LCD ELETRONICS SPECIFICATION	9
4.3.2 BACKLIGHT UNIT	11
4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION	12
4.4.1 DISPLAY PORT INTERFACE	12
4.5 DISPLAY TIMING SPECIFICATIONS	
4.6 POWER ON/OFF SEQUENCE	14
5. OPTICAL CHARACTERISTICS	17
5.1 TEST CONDITIONS	17
5.2 OPTICAL SPECIFICATIONS	17
6. RELIABILITY TEST ITEM	21
7. PACKING	22
7.1 MODULE LABEL	22
7.2 CARTON	23
7.3 PALLET	24
7.4 UN-PACKING	25
8. PRECAUTIONS	26
8.1 HANDLING PRECAUTIONS	26
8.2 STORAGE PRECAUTIONS	26
8.3 OPERATION PRECAUTIONS	26
Appendix. EDID DATA STRUCTURE	27
Appendix. OUTLINE DRAWING	30
Appendix. SYSTEM COVER DESIGN GUIDANCE	32
Appendix. LCD MODULE HANDLING MANUAL	38



REVISION HISTORY

Version	Date	Page	Description
0.0	Mar. 28, 2014	All	Spec. Ver. 0.0 was first issued.
1.0	Jun. 30, 2014	All	Spec. Ver. 1.0 was first issued.
2.0	Aug. 06, 2014	All	Spec. Ver. 2.0 was first issued.



1. GENERAL DESCRIPTION

1.1 OVERVIEW

N116HSE – EA2 is a 11.6" TFT Liquid Crystal Display module with LED Backlight unit and 30 pins eDP interface. This module supports 1920 x 1080 FHD mode and can display 16,777,216 colors.

1.2 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Screen Size	11.6 diagonal		
Driver Element	a-si TFT active matrix	-	-
Pixel Number	1920 x R.G.B. x 1080	pixel	-
Pixel Pitch	0.1335(H) x 0.1335(V)	mm	-
Pixel Arrangement	RGB vertical stripe	-	-
Display Colors	16,777,216(8 bit)	color	-
Transmissive Mode	Normally black	-	-
Surface Treatment	Hard coating (3H), Anti-Glare	-	-
Color Gamma	72%	NTSC	
Luminance, White	300	Cd/m2	
Power Consumption	Total 3.355 W (Max.)@Cell 0.891W (Max.), BL 2.46	4 W (Max.)	(1)

Note (1) The specified power consumption (without converter efficiency) is under the conditions at VCCS = 3.3 V, fv = 60 Hz, LED_VCCS = Typ, fPWM = 200 Hz, Duty=100% and Ta = $25 \pm 2 \,^{\circ}\text{C}$, whereas mosaic pattern is displayed.




2. MECHANICAL SPECIFICATIONS


	Item	Min.	Тур.	Max.	Unit	Note
	Horizontal (H)	267.50	268.00	268.50	mm	
Module Size	Vertical (V) (W/ PCBA)	156.85	157.35	157.85	mm	(1)
Wiodule Size	Thickness (T)	-	2.70	2.85	mm	(2)
	Thickness (T) (Bottom)	-	5.00	5.15	111111	
Active Area	Horizontal	256.22	256.32	256.42	mm	
Active Area	Vertical	144.08	144.18	144.28	mm	
	Weight	-	210	220	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Note (2) Dimensions are measured by caliper.



2.1 CONNECTOR TYPE



Please refer Appendix Outline Drawing for detail design.

Connector Part No.: IPEX-20455-030E-12

User's connector Part No: IPEX-20453-030T-03


3. ABSOLUTE MAXIMUM RATINGS

3.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Storage Temperature	T _{ST}	-20	+60	°C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)	

- Note (1) (a) 90 %RH Max. (Ta < 40 °C).
 - (b) Wet-bulb temperature should be 39 $^{\circ}$ C Max. (Ta < 40 $^{\circ}$ C).
 - (c) No condensation.
- Note (2) The temperature of panel surface should be 0 °C min. and 60 °C max.





3.2 ELECTRICAL ABSOLUTE RATINGS


3.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Cymbol	Min.	Max.	Offic		
Power Supply Voltage	VCCS	-0.3	+4.0	٧	(1)	
Logic Input Voltage	V _{IN}	-0.3	VCCS+0.3	V	(1)	

Note (1) Stresses beyond those listed in above "ELECTRICAL ABSOLUTE RATINGS" may cause permanent damage to the device. Normal operation should be restricted to the conditions described in "ELECTRICAL CHARACTERISTICS".

4. ELECTRICAL SPECIFICATIONS

4.1 FUNCTION BLOCK DIAGRAM



4.2. INTERFACE CONNECTIONS


PIN ASSIGNMENT

Pin	Symbol	Description	Polarity	Remark
1	GND	Ground		
2	H_GND	High Speed Ground		
3	LANE1_N	Complement Signal Link Lane 1	Negative	
4	LANE1_P	True Signal Link Lane 1	Positive	
5	H_GND	High Speed Ground		
6	LANE0_N	Complement Signal Link Lane 0	Negative	
7	LANE0_P	True Signal Link Lane 0	Positive	
8	H_GND	High Speed Ground		
9	AUX_CH_P	True Signal Auxiliary Channel	Positive	
10	AUX_CH_N	Complement Signal Auxiliary Channel	Negative	
11	H_GND	High Speed Ground		
12	VCCS	Power Supply +3.3 V (typical)		
13	VCCS	Power Supply +3.3 V (typical)		
14	BIST	LCD Panel Self Test Enable		
15	GND	Ground		
16	GND	Ground		
17	HPD	Hot Plug Detect		
18	NC	No Connection		
19	NC	No Connection		
20	Cathode1	LED Cathode		
21	Cathode2	LED Cathode		
22	Cathode3	LED Cathode		
23	Cathode4	LED Cathode		



24	NC	No Connection	
25	NC	No Connection	
26	NC	No Connection	
27	NC	No Connection	
28	Anode	LED Anode	LED Light bar VCC.(28.6~35.2V)
29	Anode	LED Anode	LED Light bar VCC.(28.6~35.2V)
30	GND	Ground	

Note (1) The first pixel is odd as shown in the following figure.





4.3 ELECTRICAL CHARACTERISTICS

4.3.1 LCD ELETRONICS SPECIFICATION


Parameter			Symbol	Value			Unit	Note
			Symbol	Min.	Тур.	Max.	Offic	INOLE
Power Supply Voltage		vccs	3.0	3.3	3.6	V	(1)-	
HPD	High Level			2.25	-	2.75	V	(4)
INPU	Low Level			0	-	0.4	V	(4)
HPD Impedance		R _{HPD}	30K			ohm	(4)	
Ripple Voltage			V_{RP}	-	50	-	mV	(1)-
Inrush Current		I _{RUSH}	-	-	1.5	Α	(1),(2)	
Mosaic		loo	-	230	260	mA	(3)a	
Power Supply Curre	TIL	White	lcc	-	250	280	mA	(3)b

Note (1) The ambient temperature is $Ta = 25 \pm 2$ °C.


Note (2) I_{RUSH} : the maximum current when VCCS is rising

 I_{IS} : the maximum current of the first 100ms after power-on

Measurement Conditions: Shown as the following figure. Test pattern: black.



VCCS rising time is 0.5ms




Version 2.0 25 September 2014 9 / 42




Note (3) The specified power supply current is under the conditions at VCCS = 3.3 V, Ta = 25 ± 2 °C, DC Current and $f_v = 60$ Hz, whereas a power dissipation check pattern below is displayed.

a. Mosaic Pattern



Active Area





Active Area

Note (4) The specified signals have equivalent impedances pull down to ground in the LCD module respectively. Customers should keep the input signal level requirement with the load of LCD module. Please refer to Note (4) of 4.3.2 LED CONVERTER SPECIFICATION to obtain more information.




4.3.2 BACKLIGHT UNIT

Ta = 25 ± 2 °C

Doromotor	Cumphal		l lmi4	Note		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
LED Light Bar Power Supply Voltage		28.6	31.9	35.2	V	(1)(2)
LED Light Bar Power Supply Current	IL		70			(Duty100%)
Power Consumption	PL		2.233	2.464	W	(3)
LED Life Time	L_BL	15,000	-	-	Hrs	(4)

Note (1) LED current is measured by utilizing a high frequency current meter as shown below:




- Note (2) For better LED light bar driving quality, it is recommended to utilize the adaptive boost converter with current balancing function to drive LED light-bar.
- Note (3) $P_L = I_L \times V_L$ (Without LED converter transfer efficiency)
- Note (4) The lifetime of LED is defined as the time when it continues to operate under the conditions at Ta = 25 \pm 2 $^{\circ}$ C and I_L = 17.5 mA(Per EA) until the brightness becomes \leq 50% of its original value.

4.4 DISPLAY PORT SIGNAL TIMING SPECIFICATION

4.4.1 DISPLAY PORT INTERFACE

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Differential Signal Common Mode Voltage(MainLink and AUX)	VCM	0		2	V	(1)(3)
AUX AC Coupling Capacitor	C_{AUX}	75		200	nF	(2)

- Note (1) Display port interface related AC coupled signals should follow VESA DisplayPort Standard Version1. Revision 1a and VESA Embedded DisplayPortTM Standard Version 1.2. There are many optional items described in eDP1.2. If some optional item is requested, please contact us.
 - (2) The AUX AC Coupling Capacitor should be placed on Source Devices.
 - (3)The source device should pass the test criteria described in DisplayPortCompliance Test Specification (CTS) 1.1






4.5 DISPLAY TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Refresh rate 60Hz

Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
DCLK	Frequency	1/Tc	131.84	138.78	145.72	MHz	-
	Vertical Total Time	TV	1106	1112	1120	TH	-
	Vertical Active Display Period	TVD	1080	1080	1080	TH	-
DE	Vertical Active Blanking Period	TVB	TV-TVD	32	TV-TVD	TH	-
DE	Horizontal Total Time	TH	2046	2080	2120	Tc	-
	Horizontal Active Display Period	THD	1920	1920	1920	Tc	-
	Horizontal Active Blanking Period	THB	TH-THD	160	TH-THD	Tc	-





4.6 POWER ON/OFF SEQUENCE





Timing Specifications: Follow VESA Embedded Display Port Standard Version 1

Parameter	Description	Reqd.	Val	ue	Unit	Notes
	•	By	Min	Max		110100
t1 t2	Power rail rise time, 10% to 90% Delay from LCD,VCCS to black video generation	Source Sink	0.5	200	ms ms	Automatic Black Video generation prevents display noise until valid video data is received from the Source (see Notes:2 and 3 below)
t3	Delay from LCD,VCCS to HPD high	Sink	0	200	ms	Sink AUX Channel must be operational upon HPD high (see Note:4 below)
t4	Delay from HPD high to link training initialization	Source	-	1	ms	Allows for Source to read Link capability and initialize
t5	Link training duration	Source	-	-	ms	Dependant on Source link training protocol
t6	Link idle	Source	-	1	ms	Min Accounts for required BS-Idle pattern. Max allows for Source frame synchronization
t7	Delay from valid video data from Source to video on display	Sink	0	50	ms	Max value allows for Sink to validate video data and timing. At the end of T7, Sink will indicate the detection of valid video data by setting the SINK_STATUS bit to logic 1 (DPCD 00205h, bit 0), and Sink will no longer generate automatic Black Video
t8	Delay from valid video data from Source to backlight on	Source	-	-	ms	Source must assure display video is stable
t9	Delay from backlight off to end of valid video data	Source	-	-	ms	Source must assure backlight is no longer illuminated. At the end of T9, Sink will indicate the detection of no valid video data by setting the SINK_STATUS bit to logic 0 (DPCD 00205h, bit 0), and Sink will automatically display Black Video. (See Notes: 2 and 3 below)
t10	Delay from end of valid video data from Source to power off	Source	0	500	ms	Black video will be displayed after receiving idle or off signals from Source
t11	VCCS power rail fall time, 90% to 10%	Source	0.5	10	ms	-
t12	VCCS Power off time	Source	500	-	ms	-
t _A	LED power rail rise time, 10% to 90%	Source	0.5	10	ms	-
t _B	LED power rail fall time, 90% to 10%	Source	0	10	ms	-



- Note (1) Please don't plug or unplug the interface cable when system is turned on.
- Note (2) The Sink must include the ability to automatically generate Black Video autonomously. The Sink must automatically enable Black Video under the following conditions:
 - Upon LCDVCC power-on (within T2 max)
 - When the "NoVideoStream_Flag" (VB-ID Bit 3) is received from the Source (at the end of T9)
- Note (3) The Sink may implement the ability to disable the automatic Black Video function, as described in Note (2), above, for system development and debugging purposes.
- Note (4) The Sink must support AUX Channel polling by the Source immediately following LCDVCC power-on without causing damage to the Sink device (the Source can re-try if the Sink is not ready). The Sink must be able to response to an AUX Channel transaction with the time specified within T3 max.



5. OPTICAL CHARACTERISTICS

5.1 TEST CONDITIONS


Item	Symbol	Value	Unit		
Ambient Temperature	Ta	25±2	°C		
Ambient Humidity	Ha	Ha 50±10			
Supply Voltage	V_{CC}	3.3	V		
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"				
LED Light Bar Input Current	I	70	mA		

The measurement methods of optical characteristics are shown in Section 5.2. The following items should be measured under the test conditions described in Section 5.1 and stable environment shown in Note (5).

5.2 OPTICAL SPECIFICATIONS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR	0 00 0 00	500	700	-	-	(2),(5),(7)
Pospopos Timo		T_R	$\theta_X = 0^\circ, \ \theta_Y = 0^\circ$	-	14	19	ms	
Response Time	,	T_F	Viewing Normal Angle	-	11	16	ms	(3), (7)
Average Lumina	ance of White	Lave	Aligie	255	300	1	cd/m ²	(4),(6),(7)
	Red	Rx			0.637		-	
	Reu	Ry			0.341		-	
	Green	Gx			0.312		-	
Color	Green	l Gv		Тур –	0.629	Typ +	-	(1) (7)
Chromaticity	Blue	Bx	CIE 1931	0.03	0.158	0.03	-	(1), (7)
	Diue	Ву			0.066		-	
	\\/hito	Wx			0.313		-	
	White	Wy			0.329		-	
	Harizontal	θ_x +		80	89			
Viouring Anglo	Horizontal	θ_{x} -	OD>10	80	89	-	Dog	(4) (E) (Z)
Viewing Angle	\/owtiool	O _X CR≥10	CR≥10	80	89	-	Deg.	(1),(5),(7)
	Vertical	θ _Y -		80	89	-		
White Variation of 5 Points		δW _{5p}	$\theta_{x}=0^{\circ}, \ \theta_{Y}=0^{\circ}$	70	80	-	%	(5),(6),(7)

Note (1) Definition of Viewing Angle (θx , θy) Normal



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L63 / L0


L63: Luminance of gray level 63

L 0: Luminance of gray level 0

CR = CR(1)

CR (X) is corresponding to the Contrast Ratio of the point X at Figure in Note (6).

Note (3) Definition of Response Time (T_R, T_F):





Note (4) Definition of Average Luminance of White (L_{AVE}):


Measure the luminance of gray level 63 at 5 points

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at Figure in Note (6)

Note (5) Measurement Setup:

The LCD module should be stabilized at given temperature for 20 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 20 minutes in a windless room.




Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 63 at 5 points

 $\delta W_{5p} = \{Minimum [L (1)\sim L (5)] / Maximum [L (1)\sim L (5)]\}*100\%$





Note (7) The listed optical specifications refer to the initial value of manufacture, but the condition of the specifications after long-term operation will not be warranted.



6. RELIABILITY TEST ITEM

Test Item	Test Condition	Note
High Temperature Storage Test	60°C, 240 hours	
Low Temperature Storage Test	-20°C, 240 hours	
Thermal Shock Storage Test	-20°C, 0.5hour←→60°C, 0.5hour; 100cycles, 1hour/cycle	
High Temperature Operation Test	50°C, 240 hours	(1) (2)
Low Temperature Operation Test	0°C, 240 hours	
High Temperature & High Humidity Operation Test	50°C, RH 80%, 240hours	
ESD Test (Operation)	150pF, 330Ω, 1sec/cycle Condition 1 : Contact Discharge, ±8KV Condition 2 : Air Discharge, ±15KV	(1)
Shock (Non-Operating)	220G, 2ms, half sine wave,1 time for each direction of ±X,±Y,±Z	
Vibration (Non-Operating)	1.5G / 10-500 Hz, Sine wave, 30 min/cycle, 1cycle for each X, Y, Z	(1)(3)

- Note (1) Criteria: Normal display image with no obvious non-uniformity and no line defect.
- Note (2) Evaluation should be tested after storage at room temperature for more than two hour
- Note (3) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.




7. PACKING

7.1 MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: N116HSE EA2
- (b) Revision: Rev. XX, for example: C1, C2 ...etc.



Serial ID includes the information as below:


(a) Manufactured Date: Year: 0~9, for 2010~2019


Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I, O and U

- (b) Revision Code: cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.
- (e) UL logo: "XXXX" is factory ID

7.2 CARTON





- (1) Box Dimensions: 489(L)*382(W)*275(H)
- (2) 30 Modules/Carton

Figure. 7-1 Packing method

7.3 PALLET




Figure. 7-2 Packing method



7.4 UN-PACKING




Figure. 7-3 Un-Packing method



8. PRECAUTIONS

8.1 HANDLING PRECAUTIONS

- (1) The module should be assembled into the system firmly by using every mounting hole. Be careful not to twist or bend the module.
- (2) While assembling or installing modules, it can only be in the clean area. The dust and oil may cause electrical short or damage the polarizer.
- (3) Use fingerstalls or soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (4) Do not press or scratch the surface harder than a HB pencil lead on the panel because the polarizer is very soft and easily scratched.
- (5) If the surface of the polarizer is dirty, please clean it by some absorbent cotton or soft cloth. Do not use Ketone type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanently damage the polarizer due to chemical reaction.
- (6) Wipe off water droplets or oil immediately. Staining and discoloration may occur if they left on panel for a long time.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contacting with hands, legs or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static electricity, it may cause damage to the C-MOS Gate Array IC.
- (9) Do not disassemble the module.
- (10) Do not pull or fold the LED wire.
- (11) Pins of I/F connector should not be touched directly with bare hands.

8.2 STORAGE PRECAUTIONS

- (1) High temperature or humidity may reduce the performance of module. Please store LCD module within the specified storage conditions.
- (2) It is dangerous that moisture come into or contacted the LCD module, because the moisture may damage LCD module when it is operating.
- (3) It may reduce the display quality if the ambient temperature is lower than 10 °C. For example, the response time will become slowly, and the starting voltage of LED will be higher than the room temperature.

8.3 OPERATION PRECAUTIONS

- (1) Do not pull the I/F connector in or out while the module is operating.
- (2) Always follow the correct power on/off sequence when LCD module is connecting and operating. This can prevent the CMOS LSI chips from damage during latch-up.
- (3) The startup voltage of Backlight is approximately 1000 Volts. It may cause electrical shock while assembling with converter. Do not disassemble the module or insert anything into the Backlight unit.



Appendix. EDID DATA STRUCTURE

The EDID (Extended Display Identification Data) data formats are to support displays as defined in the VESA Plug & Display and FPDI standards.

Byte #(decimal)	Byte #(hex)	Field Name and Comments	Value (hex)	Value (binary)
0	0	Header	00	00000000
1	1	Header	FF	11111111
2	2	Header		11111111
3	3	Header	FF	11111111
4	4	Header	FF	11111111
5	5	Header	FF	11111111
6	6	Header	FF	11111111
7	7	Header	00	00000000
8	8	EISA ID manufacturer name ("CMN")	0D	00001101
9	9	EISA ID manufacturer name (Compressed ASCII)	AE	10101110
10	0A	ID product code (N116HSE-EA2)	33	00110011
11	0B	ID product code (hex LSB first; N116HSE-EA2)	11	00010001
12	0C	ID S/N (fixed "0")	00	00000000
13	0D	ID S/N (fixed "0")	00	00000000
14	0E	ID S/N (fixed "0")	00	00000000
15	0F	ID S/N (fixed "0")	00	00000000
16	10	Week of manufacture (fixed week code)	10	00010000
17	11	Year of manufacture (fixed year code)	17	00010111
18	12	EDID structure version # ("1")	01	0000001
19	13	EDID revision # ("4")	04	00000100
20	14	Video I/P definition ("digital")	A5	10100101
21	15	Active area horizontal ("25.632cm")	1A	00011010
22	16	Active area vertical ("14.418cm")	0E	00001110
23	17	Display Gamma (Gamma = "2.2")	78	01111000
24	18	Feature support ("Active off, RGB Color")	02	0000010
25	19	Rx1, Rx0, Ry1, Ry0, Gx1, Gx0, Gy1, Gy0	1C	00011100
26	1A	Bx1, Bx0, By1, By0, Wx1, Wx0, Wy1, Wy0	85	10000101
27	1B	Rx=0.637	A3	10100011
28	1C	Ry=0.341	57	01010111
29	1D	Gx=0.312	4F	01001111
30	1E	Gy=0.629	A1	10100001
31	1F	Bx=0.158	28	00101000
32	20	By=0.066	11	00010001
33	21	Wx=0.313	50	01010000
34	22	Wy=0.329	54	01010100
35	23	Established timings 1	00	00000000
36	24	Established timings 2	00	00000000
37	25	Manufacturer's reserved timings	00	00000000
38	26	Standard timing ID # 1	01	0000001
39	27	Standard timing ID # 1	01	00000001
40	28	Standard timing ID # 2	01	00000001
41	29	Standard timing ID # 2	01	0000001

Version 1.0 25 September 2014 27 / 42



		1	01	0000001
42	2A	Standard timing ID # 3	01	00000001
43	2B	Standard timing ID # 3		00000001
44	2C	Standard timing ID # 4	01	00000001
45	2D	Standard timing ID # 4	01	0000001
46	2E	Standard timing ID # 5	01	00000001
47	2F	Standard timing ID # 5	01	00000001
48	30	Standard timing ID # 6	01	00000001
49	31	Standard timing ID # 6	01	00000001
50	32	Standard timing ID # 7	01	00000001
51	33	Standard timing ID # 7	01	00000001
52	34	Standard timing ID # 8	01	00000001
53	35	Standard timing ID # 8	01	00000001
54	36	Detailed timing description # 1 Pixel clock (138.78 MHz", According to VESA CVT Rev1.1)	36	00110110
55	37	# 1 Pixel clock (hex LSB first)	36	00110110
56	38	# 1 H active ("1920")	80	10000000
57	39	# 1 H blank ("160")	A0	10100000
58	3A	# 1 H active : H blank ("1920 : 160")	70	01110000
59	3B	# 1 V active ("1080")	38	00111000
60	3C	# 1 V blank ("32")	20	00100000
61	3D	# 1 V active : V blank ("1080 :32")	40	01000000
62	3E	# 1 H sync offset ("48")	30	00110000
63	3F	# 1 H sync pulse width ("32")	20	00100000
64	40	# 1 V sync offset : V sync pulse width ("3 : 5")	35	00110101
65	41	# 1 H sync offset : H sync pulse width : V sync offset : V sync width ("48: 32 : 3 : 5")	00	00000000
66	42	# 1 H image size ("256 mm")	00	00000000
67	43	# 1 V image size ("144 mm")	90	10010000
68	44	# 1 H image size : V image size ("256 : 144")	10	00010000
69	45	# 1 H boarder ("0")	00	00000000
70	46	# 1 V boarder ("0")	00	00000000
71	47	# 1 Non-interlaced, Normal, no stereo, Separate sync, H/V pol Negatives	18	00011000
72	48	Detailed timing description # 2	00	00000000
73	49	# 2 Flag	00	00000000
74	4A	# 2 Reserved	00	00000000
75	4B	# 2 FE (hex) defines ASCII string (Model Name "N116HSE-EA2", ASCII)	FE	11111110
76	4C	# 2 Flag	00	00000000
77	4D	# 2 1st character of name ("N")	4E	01001110
78	4E	# 2 2nd character of name ("1")	31	00110001
79	4F	# 2 3rd character of name ("1")	31	00110001
80	50	# 2 4th character of name ("6")	36	00110110
81	51	# 2 5th character of name ("H")	48	01001000
82	52	# 2 6th character of name ("S")	53	01010011
83	53	# 2 7th character of name ("E")	45	01000101
84	54	# 2 8th character of name ("-")	2D	00101101
85	55	# 2 9th character of name ("E")	45	01000101


Version 1.0 25 September 2014 28 / 42




86	56	# 2 10th character of name ("A")	41	01000001
87	57	# 2 11th character of name ("2")	32	00110010
88	58	# 2 New line character indicates end of ASCII string	0A	00001010
89	59	# 2 Padding with "Blank" character	20	00100000
90	5A	Detailed timing description # 3	00	00000000
91	5B	# 3 Flag	00	00000000
92	5C	# 3 Reserved	00	00000000
93	5D	# 3 FE (hex) defines ASCII string (Vendor "CMN", ASCII)	FE	11111110
94	5E	# 3 Flag	00	00000000
95	5F	# 3 1st character of string ("C")	43	01000011
96	60	# 3 2nd character of string ("M")	4D	01001101
97	61	# 3 3rd character of string ("N")	4E	01001110
98	62	# 3 New line character indicates end of ASCII string	0A	00001010
99	63	# 3 Padding with "Blank" character	20	00100000
100	64	# 3 Padding with "Blank" character	20	00100000
101	65	# 3 Padding with "Blank" character	20	00100000
102	66	# 3 Padding with "Blank" character	20	00100000
103	67	# 3 Padding with "Blank" character	20	00100000
104	68	# 3 Padding with "Blank" character	20	00100000
105	69	# 3 Padding with "Blank" character	20	00100000
106	6A	# 3 Padding with "Blank" character	20	00100000
107	6B	# 3 Padding with "Blank" character	20	00100000
108	6C	Detailed timing description # 4	00	00000000
109	6D	# 4 Flag	00	00000000
110	6E	# 4 Reserved	00	00000000
111	6F	# 4 FE (hex) defines ASCII string (Model Name"N116HSE-EA2", ASCII)	FE	11111110
112	70	# 4 Flag	00	00000000
113	71	# 4 1st character of name ("N")	4E	01001110
114	72	# 4 2nd character of name ("1")	31	00110001
115	73	# 4 3rd character of name ("1")	31	00110001
116	74	# 4 4th character of name ("6")	36	00110110
117	75	# 4 5th character of name ("H")	48	01001000
118	76	# 4 6th character of name ("S")	53	01010011
119	77	# 4 7th character of name ("E")	45	01000101
120	78	# 4 8th character of name ("-")	2D	00101101
121	79	# 4 9th character of name ("E")	45	01000101
122	7A	# 4 10th character of name ("A")	41	01000001
123	7B	# 4 11th character of name ("2")	32	00110010
124	7C	# 4 New line character indicates end of ASCII string	0A	00001010
125	7D	# 4 Padding with "Blank" character	20	00100000
126	7E	Extension flag	00	00000000
127	7F	Checksum	9F	10011111



Appendix. OUTLINE DRAWING






NOTES:


1. LCD MODULE INPUT CONNECTOR: 1-PEX 20455-030E-12.


1. NO ROBER TO AVOID ABNORMAL DISPLAY, POCLING AND WHITE SPOT, NO OVERLAPPING IS SUGESTED AT CABLES, ANTENNAS, CAMERA, WLAN, WAN OR FOREIGN BOACKS OVER PEY. - FOOM AND WE HOCATIONS.

1. HOOLE FLANESS SPEC. 0.50-000 MICH. PANI AND ITS MATING LINE.

5. (*) MARKS THE REFERENCE DIMENSION.







Version 1.0 25 September 2014 31 / 42




Note. Dimensions measuring instruments as below,


1. Length/ Width/Thickness: Caliper

2. Height : Height gauge3. Flatness : Feeler gauge

Appendix. SYSTEM COVER DESIGN GUIDANCE









Version 1.0 25 September 2014 33 / 42





Version 1.0 25 September 2014 34 / 42






Version 1.0 25 September 2014 35 / 42



Definition	To prevent panel crack during system front-cover assembly process with hook design, it is not recommended to press panel or any location that related directly to the panel.					
12	Assembly SOP examination for system front-cover with Double tape design					
	Assembly Force System front-cover Double tape Backlight System rear-cover					
Definition	To prevent panel crack during system front-cover assembly process with double tape design, it is only allowed to give slight pressure (MAX 3 Kgf/50mm2) with large contact area. This can help to distribute the stress and prevent stress concentration. We also suggest putting the system on a flat surface stage to prevent unequal stress distribution during the assembly.					
13	System front-cover assembly reference with Double tape design					
	System front-cover Height difference ≤ 0.05 mm System rear-cover wall Components stack (wire, spacer)					
Definition	Double tape Front-cover					





Definition

For using in Touch Application: to prevent White Line appears between TP and LCD module combination, the maximum inspection angle location must not fall onto LCD polarizer edge, otherwise light line near edge of polarizer will be appear.

Parameters such as TP VA to LCD AA distance, TP assembly tolerance, TP Ink printing tolerance, Sponge thickness and tolerance, and Maximum Inspection/Viewing Angle, must be considered with respect to LCD module's Polarizer edge location and tolerance. This consideration must be taken at all four edges separately.

The goal is to find parameters combination that allow maximum inspection angle falls inside polarizer black margin area.

Note: Information for Polarizer edge location and its tolerance can be derived from INX 2D Outline Drawing ("AA ~Outline" - "CF Pol~Outline").

Note: Please feel free to contact INX FAE Engineer. By providing value of parameters above on each side, we can help to verify and pass the white line risk feasibility for your reference.



Appendix. LCD MODULE HANDLING MANUAL

Purpose	incorrect han This manual p Any person w in this manua	s prepared to prevent panel dys dling procedure. provides guide in unpacking and ha which may contact / related with pan Il to prevent panel loss.	ndling steps.
1.	Unpacking		
		Open carton	Remove EPE Cushion
	4		
Oper	n plastic bag	Cut Adhesive Tape	Remove EPE Cushion
2.	Panel Lifting		





Do:

- Handle with both hands.
- Handle panel at left and right edge.



Don't:

- Lifting with one hand.



Handle at PCBA side.



Don't:

- Stack panels.



- Press panel.



Don't:

- Put foreign stuff onto panel



- Put foreign stuff under panel





Don't:

 Paste any material unto white reflector sheet



Don't:

 Pull / Push white reflector sheet



Don't:

Hold at panel corner.



Don't:

- Twist panel.





Do:

 Hold panel at top edge while inserting connector.



Don't:

 Press white reflector sheet while inserting connector.



Do:

 Remove panel protector film starts from side tape.



Don't:

 Remove panel protector film from film corner directly before side tape is removed.

