Approval



TFT LCD Approval Specification

MODEL NO.: V320B1 - L01


Customer:							
Approved by:							
Note:							
	LCD TV Hea	d Division					
AVP		郭振隆					
		T) (110 / 000					
QRA Dept.	DDIII	TVHD / PDD DDII	DDI				
Approval	Approval	Approval	Approval				
陳永一 李汪洋 藍文錦 林文聰							
LCD TV Marketing and Product Management Division							
Product Manager 徐子祥 陳立宜							





- CONTENTS -

REVISION HISTORY		3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS		5
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT		6
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT INVERTER UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	TERISTICS	8
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE		13
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT		14
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE		20
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS		23
8. DEFINITION OF LABELS 8.1 CMO MODULE LABEL		27
9. PACKAGING 9.1 PACKING SPECIFICATIONS 9.2 PACKING METHOD		28
10. PRECAUTIONS 10.1 ASSEMBLY AND HANDLING PRECAUTIONS 10.2 SAFETY PRECAUTIONS		30
11. MECHANICAL CHARACTERISTICS		31







REVISION HISTORY

Version	Date	Page (New)	Section	Description					
Ver 1.0	July 12,'04	All	All	Preliminary Specification was first issued.					
		All	All	Approval Specification was first issued.					
Ver 2.0	Sep. 15 ,'04	9	3.2.2	nput Voltage Min.: 21.6 22.8 Max.: 26.4 25.2					
		12	4.1	Input Ripple Noise Note: V _{BL} =21.6V V _{BL} =22.8V Inverter connector					
				CN1: S10B-PH-SM3-TB(JST) S10B-PH-SM3-TB(D)(LF)(JST) CN2: S12B-PH-SM3-TB(JST) S12B-PH-SM3-TB(D)(LF)(JST) CN3-CN10:SM02 (8.0)B-BHS-1-TB(JST) SM02 (8.0)B-BHS-1-TB(LF)(JST) CN11: S2B-ZR-SM3A-TF (JST) S2B-ZR-SM3A-TF (D)(LF)(JST)					
		14	5.2	Inverter connectors are modified as Section 4.1. The Drawing is modified to a detail one.					
		15	5.3	Inverter connectors are modified as Section 4.1.					
		22	7.1	Oscillating Frequency (Inverter) : 62 ± 3 62.5 ± 3 Color Chromaticity :					
				Min Typ Max					
				Rx: 0.618					
				Gx: 0.242					
				By: 0.044					
		30	11	The Drawing is modified.					
		31	11	The Drawing is modified.					
Ver 2.1	Dec. 20 ,'04	4 4 7 13 17 22	1.2 1.5 3.1 5.1 5.5 7.2	Contrast Ratio: 800:1 1000:1 Weight: Min 5900 5700, Typ. 6100 5900, Max. 6300 6100 Rush Current: Max. 1.7 3 CNF1 Connector Pin Assignment: Pin3 is modified. LVDS INTERFACE is modified. Contrast Ratio: Min.600 800, Typ. 800 1000 Response Time is modified.					
				Color Chromaticity : Min Typ Max					
				Min Typ Max Rx: 0.621					
				Gx: 0.239 0.240 0.269 0.270 0.299 0.300					
				Gy: 0.567 0.559 0.597 0.589 0.627 0.619					
				Bx: 0.111					
		23	7.0	By: 0.036					
		23 30	7.2 11	The Drawing is modified.					
		31	11	The Drawing is modified.					
Ver3.0	Jun. 28, '05	5	1.2	FEATURES are added - Low color shift function option					
			1.4	- Color Reproduction (Nature color) GENERAL SPECIFICATIONS Surface Treatment: Hardness: 3H, Haze: 40% Anti-reflective coating < 2% reflection Hardness: 3H, Anti-Glary					
		14	5.1	TFT LCD MODULE : Modify CNF1 Connector Pin Assignment					
		14	3.1	Pin No. Symbol Description					
				7 ODSEL → LCS Over drive look up section → Low color shift					



DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V320B1 - L01

Approval

OF TOCCCCTRONICS	
16 5.	Pin No. Symbol Description 5 NC → GND NC → Ground
18 5.	5 LVDS INTERFACE : Revised Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or("L" or OPEN)
28, 29 9.	PACKING METHOD : Modify Figures 9-1 and 9-2

Approval



1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320B1- L01 is a 32" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 1ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- -High brightness (550 nits)
- High contrast ratio (1000:1)
- Fast response time (8ms)
- High color saturation NTSC 75%
- WXGA (1366 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) Super MVA technology
- 180 degree rotation display option
- Low color shift function option
- Color Reproduction (Nature color)

1.3 APPLICATION

- TFT LCD TVs

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	708.954(H) x 398.592 (V) (32.02" diagonal)	mm	(1)
Bezel Opening Area	714.96 (H) x 404.6 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.1730 (H) x 0.5190 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Hardness : 3H, Anti-Glary	-	

1.5 MECHANICAL SPECIFICATIONS

l1	tem	Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	759.25	760	760.75	mm	
Module Size	Vertical(V)	449.25	450	450.75	mm	
Module Size	Depth(D)	37.45	37.95	38.75	mm	To PCB cover
	Depth(D)	46.53	47.53	48.53	mm	To inverter cover
W	eight	5700	5900	6100	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.



2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT


Item	Cumbal	Va	Unit	Note		
item	Symbol	Min.	Max.	Offic	Note	
Storage Temperature	T _{ST}	-20	+60	۰C	(1)	
Operating Ambient Temperature	T _{OP}	0	+50	٥C	(1), (2)	
Shock (Non-Operating)	S _{NOP}	-	50	G	(3), (5)	
Vibration (Non-Operating)	V_{NOP}	-	1.0	G	(4), (5)	

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.

Relative Humidity (%RH)





Model No.: V320B1 - L01

Approval



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Itom	Symbol	Value		Linit	Note	
Item	Symbol	Min.	Max.	Unit	Note	
Power Supply Voltage	Vcc	-0.3	6.0	V	(1)	
Input Signal Voltage	Vin	-0.3	3.6	V	(1)	


2.2.2 BACKLIGHT UNIT

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Lamp Voltage	V _w	-	3000	V_{RMS}		
Power Supply Voltage	V_{BL}	0	30	V	(1)	
Control Signal Level	-	-0.3	7	V	(1), (3)	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.



Approval



3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Cymbol	Value			Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note	
Power Su	pply Voltage		V_{CC}	4.5	5.0	5.5	V	(1)
Power Su	pply Ripple Vo	Itage	V_{RP}	-	-	100	mV	
Rush Curi	rent		I _{RUSH}	-	-	3.0	Α	(2)
		White		-	1.48	-	Α	
Power Su	pply Current	Black	I _{cc}	-	0.85	-	Α	(3)
		Vertical Stripe	1	-	1.23	-	Α	
L)/DC	Differential Input High Threshold Voltage		V_{LVTH}	-	-	+100	mV	
Differential In	Differential Input Low Threshold Voltage		-100	-	-	mV		
Common Inp		ut Voltage	V_{LVC}	1.125	1.25	1.375	V	
	Terminating R	tesistor	R _T	-	100	-	ohm	
CMOS	Input High Threshold Voltage		V_{IH}	2.7	•	3.3	V	·
interface	Input Low Thr	eshold Voltage	V_{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us






Note (3) The specified power supply current is under the conditions at Vcc = 5 V, $Ta = 25 \pm 2 \, ^{\circ}\text{C}$, $f_v = 60 \text{ Hz}$, whereas a power dissipation check pattern below is displayed.







3.2 BACKLIGHT INVERTER UNIT

3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)


Parameter	Symbol		Value	Unit	Note	
Farameter	Syllibol	Min. Typ. Max.		Offic	NOLE	
Lamp Voltage	V_W	-	1280	-	V_{RMS}	$I_L = 4.5 \text{mA}$
Lamp Current	ΙL	4.0	4.5	5.0	mA_{RMS}	(1)
Laman Ctartina Valtaga	M	•	-	2450	V_{RMS}	(2), Ta = 0 °C
Lamp Starting Voltage	Vs	-	-	2360	V_{RMS}	(2), Ta = 25 °C
Operating Frequency	Fo	40	-	70	KHz	(3)
Lamp Life Time	L_BL	50,000	60,000	-	Hrs	(4)




3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note	
Farameter	Symbol	Min.	Тур.	Max.	Offic	Note	
Power Consumption	P_{BL}	-	103	-	W	$(5),(6), I_L = 4.5 \text{mA}$	
Input Voltage	V_{BL}	22.8	24	25.2	V_{DC}		
Input Current	I _{BL}	-	4.3	-	Α	Non Dimming	
Input Ripple Noise	-	•	-	500	mV_{P-P}	V _{BL} =22.8V	
Backlight Turn on Voltage	V _{BS}	2450	-	-	V_{RMS}	Ta = 0 °C	
Backlight Tufff off Voltage		2360	-	-	V_{RMS}	Ta = 25 °C	
Oscillating Frequency	Fw	59.5	62.5	65.5	kHz		
Dimming frequency	F _B	150	160	170	Hz		
Minimum Duty Ratio	D _{MIN}	-	20	-	%		

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



- Note (2) The lamp starting voltage V_S should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the







condition at Ta = 25 \pm 2 and I_L = 4.0 ~ 5.0 mA_{RMS}.

Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.


Note (6) To enhance the performance of backlight, the power consumption will increase to 1.5 times of the typical power consumption PBL in the power on stage and 20 seconds later it will return to typical value. Thus, the power source capacity for inverter should be considered to supply the initial power consumption at power on duration.

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test Condition	Min.	Value	Max.	Unit	Note
On/Off Control	ON		Condition		Typ.		V	
On/Off Control	ON	V_{BLON}	-	2.0	-	5.0	•	
Voltage	OFF		-	0	-	0.8	V	
Internal/External	HI	V_{SEL}	-	2.0	-	5.0	V	
PWM Select Voltage	LO	V SEL	-	0	-	0.8	V	
Internal PWM	MAX	\/	$V_{SEL} = L$	ı	3.0		٧	minimum duty ratio
Control Voltage	MIN	V_{IPWM}	V _{SEL} = L	1	0	-	V	maximum duty ratio
External PWM	HI	\/	$V_{SEL} = H$	2.0	-	5.0	V	duty on
Control Voltage	LO	V_{EPWM}	V _{SEL} = II	0	-	0.8	V	duty fff
Control Signal Rising	Time	Tr	-	-	-	100	ms	
Control Signal Falling	a Time	T _f	-	-	-	100	ms	
PWM Signal Rising	Time	TPWMR	-	-	-	50	us	
PWM Signal Falling	Time	TPWMF	-	-	-	50	us	
Input impedance		R _{IN}	-	1	-	-	М	
BLON Delay Tim	ne	Ton	-	500	ı	-	ms	
BLON Off Time	•	T_{off}	-	500	•	-	ms	

Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.





Model No.: V320B1 - L01




 V_{BL}

0








Approval



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE





5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	SELLVDS	Select LVDS data format	(5)
4	NC	No Connection	(2)
5	NC	No Connection	(=)
6	ODSEL	Overdrive Lookup Table Selection	(4)
7	LCS	Low Color Shift	(6)
8	GND	Ground	
9	RX0-	Negative transmission data of pixel 0	
10	RX0+	Positive transmission data of pixel 0	
11	RX1-	Negative transmission data of pixel 1	
12	RX1+	Positive transmission data of pixel 1	
13	RX2-	Negative transmission data of pixel 2	
14	RX2+	Positive transmission data of pixel 2	
15	RXCLK-	Negative of clock	
16	RXCLK+	Positive of clock	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	GND	Ground	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) Connector Part No.: FI-X30SSL-HF(JAE) or compatible

Note (2) Reserved for internal use. Left it open.

Note (3) Low or open: normal display (default), High: display with 180 degree rotation

Note (4) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L or Open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (5) Please refer to 5.5 LVDS INTERFACE (Page 18)

Note (6) Enable Low color shift function.

LCS	Note
L or Open	Low color shift off
Н	Low color shift on



5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN10 (Housing): BHR-03VS-1(JST) or equivalent


Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST or equivalent. The mating header on inverter part number is SM02(8.0)B-BHS-1-TB(LF).

CN11 (Housing): ZHR-2 (JST) or equivalent

Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage (+)	Black
2	LV	Low Voltage (-)	White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2, manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or equivalent.





DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V320B1 - L01

Approval

5.3 INVERTER UNIT

CN1(Header):S10B-PH-SM3-TB(D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description							
1									
2									
3	VBL	+24V Power input							
4									
5									
6									
7									
8	GND	Ground							
9									
10									

CN2(Header): S12B-PH-SM3-TB(D)(LF)(JST) or equivalent..

Pin No.	Symbol	Description
1		
2	VBL	+24V Power input
3	VDL	+24V Fower input
4		
5		
6	GND	Ground
7	GND	Ground
8		
9	SEL	Internal/external PWM selection High: external dimming Low: internal dimming
10	E_PWM	External PWM control signal E_PWM should be connected to low when internal PWM was selected (SEL = low).
11	I_PWM	Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).
12	BLON	Backlight on/off control

CN3-CN10(Header): SM02(8.0)B-BHS-1-TB(LF)(JST) or equivalent.


Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

CN11(Header): S2B-ZR-SM3A-TF(D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL COLD	CCFL low voltage (+)
2	CCFL COLD	CCFL low voltage (-)

Note (1) Floating of any control signal is not allowed.


5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data ,
G0~G7 : Pixel G Data ,
B0~B7 : Pixel B Data ,
DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.



Issued Date: Jun.28, 2005 Model No.: V320B1 - L01

Approval

5.5 LVDS INTERFACE

	SIGI	SIGNAL					ECEIVER 63LVDF84A	TFT CONTROL INPUT				
	SELLVD= L or OPEN	SELLVDS =H	PIN INPUT		Host	TFT-LCD	PIN	OUTPUT	SELLVD= L or OPEN	SELLVDS =H		
	R0	R2	51	TxIN0			27	Rx OUT0	R0	R2		
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3		
	R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4		
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5		
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6		
	R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7		
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2		
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3		
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4		
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5		
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6		
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7		
	В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2		
	B1	В3	19	TxIN18			51	Rx OUT18	B1	В3		
24	B2	B4	20	TxIN19			53	Rx OUT19	B2	B4		
bit	В3	B5	22	TxIN20			54	Rx OUT20	В3	B5		
	B4	В6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	В6		
	B5	В7	24	TxIN22			1	Rx OUT22	B5	В7		
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE		
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0		
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1		
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0		
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1		
	В6	В0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	В6	В0		
	В7	B1	18	TxIN17			50	Rx OUT17	В7	B1		
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC		
	RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC		
	RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC		
	DC	LK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	†			
					TxCLK OUT-	RxCLK IN-						


R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or ("L" or OPEN)



Model No.: V320B1 - L01

Approval



5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

COIOI VI											_		<u> </u>												
												Da		Sigr				l							
	Color				Re									reer					l	1	Blı		1		
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	В3	B2		B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Rod	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
Orccii	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Crov	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Gray	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Scale Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
Diue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage



6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.


		•						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note	
LVDS Receiver Clock	Frequency	1/Tc	60	86	88	MHz		
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps		
	Hold Time	Tlvhd	600	-	-	ps		
Vertical Active Display Term	Frame Rate	Fr5	47	50	53	Hz	(2)	
		Fr6	57	60	63	Hz		
	Total	Tv	778	795	888	Th	Tv=Tvd+Tvb	
	Display	Tvd	768	768	768	Th	-	
	Blank	Tvb	10	27	120	Th	-	
Horizontal Active Display Term	Total	Th	1436	1798	1936	Tc	Th=Thd+Thb	
	Display	Thd	1366	1366	1366	Tc	-	
	Blank	Thb	70	432	570	Tc	-	

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

(2) Please refer to 5.1 for detail information.

INPUT SIGNAL TIMING DIAGRAM






Model No.: V320B1 - L01
Approval




LVDS RECEIVER INTERFACE TIMING DIAGRAM





6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.



DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V320B1 - L01





7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit			
Ambient Temperature	Ta	25±2	°C			
Ambient Humidity	На	50±10	%RH			
Supply Voltage	V_{CC}	5.0	V			
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"					
Lamp Current	l _L	4.5 ± 0.5	mA			
Oscillating Frequency (Inverter)	F_W	62.5 ± 3	KHz			

7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR		800	1000	-	-	(2)
Response Time		Gray to gray average		-	8	12	ms	(3)
Center Luminance of White		L _C		450	550	-	cd/m ²	(4)
Average Luminance of White		L _{AVE}		400	450	-	cd/m ²	(4)
White Variation		δW	$\theta_x=0^\circ, \ \theta_Y=0^\circ$	-	-	1.3	-	(7)
Cross Talk		CT		-	-	4.0	%	(5)
Color Chromaticity	Red	Rx	Viewing Normal	0.622	0.652	0.682	-	
		Ry	Angle	0.302	0.332	0.362	-	
	Green	Gx	,g.c	0.240	0.270	0.300	-	
		Gy		0.559	0.589	0.619	-	
	Blue	Bx		0.111	0.141	0.171	-	(6)
		Ву		0.038	0.068	0.098	-	
	White	Wx		0.255	0.285	0.315	-	
		Wy		0.263	0.293	0.323	-	
	Color Gamut	CG		72	75		%	NTSC
Viewing Angle	Horizontal	θ_x +		80	88	-	Deg.	
		θ _x -	CR≥20	80	88	ı		(1)
	Vertical	θ _Y +	UR≥20	80	88	-		
		θ _Y -		80	88	•		





Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

Contrast Ratio (CR) = L255 / L0


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5)

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (8).

Note (3) Definition of Gray to Gray Switching Time :





DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V320B1 - L01

Approval

The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other .

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

L(x) is corresponding to the luminance of the point X at the figure in Note (8).


Note (5) Definition of Cross Talk (CT):


$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:

Y_A = Luminance of measured location without gray level 0 pattern (cd/m²)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m²)






Approval



Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$




DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V<u>320B1 - L01</u>

Approval

8. DEFINITION OF LABELS


8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



(a) Model Name: V320B1-L01

(b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 0~9, for 2000~2009

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

(b) Revision Code: Cover all the change

(c) Serial No.: Manufacturing sequence of product

(d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.



9. PACKAGING

9.1 PACKING SPECIFICATIONS

(1) 4 LCD TV modules / 1 Box

(2) Box dimensions: 906(L) X 384 (W) X 580 (H)

(3) Weight: approximately 28Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method





Corner Protector:L1130*50mm*50mm
Pallet:L1000*W1180*H143mm
Corrugated Fiberboard:L1000*W1180mm
Pallet Stack:L1000*W1180*H1305mm
Gross:185kg




Figure. 9-2 Packing method



DCC No.: 2404Z221 Issued Date: Jun.28, 2005 Model No.: V320B1 - L01

Approval


10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.



Model No.: V320B1 - L01
Approval



11. MECHANICAL CHARACTERISTICS

