

CUSTOMER APPROVAL SHEET

Company Name	
MODEL	A070STN01.3
CUSTOMER	Title:
APPROVED	Name :
APPROVAL FOR SPECIFICAT APPROVAL FOR SPECIFICAT	TIONS ONLY (Spec. Ver. 0.0)

APPROVAL FOR SPECIFICATIONS AND CS SAMPLE (Spec. Ver. 0.0)

CUSTOMER REMARK:

AUO PM: Mio Li

P/N: 91.07A24.300

Comment:



Doc. version :	0.0
Total pages :	29

Date : 2012/01/10

Product Specification

7" COLOR TFT-LCD MODULE

MODEL NAME: A070STN01.2

Model Name: A070STN01.2

Planned Lifetime: From 2012/Mar To 2013/June
Phase-out Control: From 2012/Jan To 2013/June

EOL Schedule: 2013/June

< □ >Preliminary Specification

< >Final Specification

Note: The content of this specification is subject to change.

© 2010 AU Optronics All Rights Reserved, Do Not Copy.



Page: 1/21

Record of Revision

Version	Revise Date	Page	Content
0.0	2012/01/10	All	First Draft.



Page: 2/21

Contents

Α.	General Information	3
В.	Outline Dimension	4
	1. TFT-LCD Module – Front & Rear View	4
C.	Electrical Specifications	5
	1. TFT LCD Panel Pin Assignment	5
	2. Backlight Pin Assignment	11
	3. Absolute Maximum Ratings	11
	4. Electrical DC Characteristics	12
	5. Electrical AC Characteristics	13
	6. Serial Interface Characteristics	15
	7. Power On/Off Characteristics	15
	8. Content-based Automatic Backlight Control (CABC) reference circuit	16
D.	Optical Specification	16
E.	Reliability Test Items	18
F.	Packing and Marking	19
	1. Packing Form	19
	2. Module/Panel Label Information	20
	3. Carton Label Information	20
G.	Reference application circuit	21
	1.Recomonded Gamma Voltage	21
	2.Application Circuit	21
н.	Precautions	22



Page: 3/21


A. General Information

This product is for car after-market. digital photo frame and other suitable application.

NO.	Item	Unit	Specification	Remark
1	Screen Size	inch	7(Diagonal)	
2	Display Resolution	dot	1024RGB(W)x600(H)	
3	Overall Dimension	mm	161.78(W) x 101.20(H)x 1.23(T)	Note 1
4	Active Area	mm	153.6(W) x 90.0(H)	
5	Pixel Pitch	mm	0.150(W)x0.150(H)	
6	Color Configuration		R. G. B. Stripe	Note 2
7	Color Depth		16.2M Colors	Note 3
8	NTSC Ratio	%	45	
9	Display Mode		Normally White	
10	Panel surface Treatment		Anti-Glare, 3H	
11	Weight	g	42	
12	Panel Power Consumption	mW	TBD	Note 4
13	Backlight Power Consumption	W	-	
	Viewing direction		6 o'clock	

Note 1: Not include FPC. Refer next page to get further information.

Note 2: Below figure shows dot stripe arrangement.




Note 3: Please refer to Electrical Characteristics chapter.



Page: 4/21

B. Outline Dimension

1. TFT-LCD Module - Front & Rear View



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 5/21

C. Electrical Specifications

1. TFT LCD Panel Pin Assignment

Pin NO	Pin Name	Description			
1	DUMMY(1)	NC			
2	VOOM TO U			\(\(\alpha\)\(\alpha\)	
3	VCOM(2)	VCOM To Cell			
4	\(\(\alpha\)	VOOME			
5	-VCOMO(2)	VCOM buffer out			
6	NC	NO			
7	-NC	NC			
8	A) (DDC(2)	A)/DD requilete cutout			
9	AVDDG(2)	AVDD regulate output			
10	NC	NO			
11	-NC	NC			
		POWER enable. Normally pull low			
12	PWR_EN(1)	PWR_EN = H , enable PWM , Charge pump and VCOM buffer			
		PWR_EN = L , disable PWM , Charge pump and VCOM buffer			
13	VCOMI(2)	VOOM buffers in			
14	V COIVII(2)	VCOM buffer in			
15					
16	AGND(3)	Ground pins for analog circuits			
17					
18		Power supply for analog circuits			
19	AVDD(3)				
20					
21					
22	GND(3)	Ground pins for digital circuits			
23]				
24					
25	VDD(3)	Power supply for digital circuits			
26]				
		Gate Up or Down scan control. Normally pull low.			
27	UPDN(1)	UPDN = "L", UP to DOWN			
		UPDN = "H", DOWN to UP			
		Source Right or Left sequence control. Normally pull high.			
28	SHLR(1)	SHLR = "L", shift left			
		SHLR = "H", shift right			
29	GRB(1)	Global reset pin. Active Low to enter Reset State. Normally pull high.			



Page: 6/21

		a			
	STBYB(1)	Standby mode, Normally pulled high.			
30		STBYB = "1", normal operation			
		STBYB = "0", timing controller, source driver will turn off, all output are			
		High-Z			
31	RES1(1)	Connect to GND			
32	RES0(1)	Connect to GND			
		Normal Operation/BIST pattern select. Normally pull low			
33	BIST(1)	BIST = H : BIST(DCLK input is not needed)			
		BIST = L : Normal Operation			
34	IFSEL(1)	Connect to VDD			
25	MODE(1)	DE / SYNC mode select under TTL mode.			
35	MODE(1)	H : DE mode. L : HSD/VSD mode.			
		Source OP driving selection. Normally pull low			
36	OPDRV(1)	OPDRV = H : 133%			
		OPDRV = L : normal			
		CABC H/W enable pin. Normally pull low.			
37	CABC_EN1	When CABC_EN="00", CABC OFF. (Default mode)			
		When CABC_EN="01", User interface Image.			
38	CABC_EN[0](1)	When CABC_EN="10", Still Picture.			
30	CABC_EN[0](1)	When CABC_EN="11", Moving Image.			
39	MASLOC(1)	Connect to GND			
40	MASL(1)	Connect to VDD			
41	DUAL(1)	Connect to VDD			
42					
43					
44	VDD(4)	Power supply for digital circuits			
45	1				
46					
47	1				
48	GND(4)	Ground pins for digital circuits			
49	-				
50					
51	-				
52	AVDD(4)	Power supply for analog circuits			
	-				
53	ACND(4)	Crown drains for analog singuity (Div 54 57)			
54	AGND(4)	Ground pins for analog circuits (Pin 54~ 57)			
55	-				
56					



Page: 7/21

57						
58	V14(2)					
59	(-)					
60	V13(2)	When INTERNAL Gamma Table is used				
61	1 1 3 (2)	GAMH tied to AVDDG via resistor for PWR_EN= H , enable PWM				
62	V12(2)	or tied to AVDD for PWR EN = L , disable PWM				
63	V 12(2)	GAML tied to GND and V1~V14 pad are un-used.				
64	V11(2)	When using external gamma voltage, GAMH and GAML are floaging, and				
65	V11(2)	— V1~V14				
66	\/10/2\	the external gamma correction points. The voltage of these pins must be:				
67	V10(2)	—AGND <v14<v13<v12<v11<v10<v9<v8;v7<v6<v5<v4<v3<v2<v1<< td=""></v14<v13<v12<v11<v10<v9<v8;v7<v6<v5<v4<v3<v2<v1<<>				
68) (O(2)	AVDD .				
69	-V9(2)	, , , , , , , , , , , , , , , , , , , ,				
70) (0(2)					
71	-V8(2)					
72	0.4441 (0)	INTERNAL OF THE STATE OF THE ST				
73	GAML(2)	When using INTERNAL Gamma Table , tied to GND . Otherwise floating.				
74						
75	CND(4)	Curry during for divided give the				
76	GND(4)	Ground pins for digital circuits				
77						
78						
79	\(\(\text{DD}\)\(\text{DO}\(\text{A}\)	11/100				
80	VDD_LVDS(4)	LVDS power				
81						
82	NINC	Negative LVDS differential clock input.				
83	DCLK	Positive LVDS differential clock input.				
84	RXIN0-	LVDS differential signal				
85	RXIN0+	LVDS differential signal				
86	RXIN1-	LVDS differential signal				
87	RXIN1+	LVDS differential signal				
88	RXIN2-	LVDS differential signal				
89	RXIN2+	LVDS differential signal				
90	RXIN3-	LVDS differential signal				
91	RXIN3+	LVDS differential signal				
92	GND_LVDS(4)	LVDS ground (Pin 92~95)				
93						



Page: 8/21

94						
95						
96	DEN	Connect to GND				
97	HSD	Used as 6-bit/8-bit input select HSD = L , 8-bit HSD = H , 6-bit				
98	VSD	Connect to GND				
99	-GAMH(2)	When INTERNAL Gamma Table is used GAMH tied to AVDDG via resistor for PWR_EN= H, enable PWM				
100	GAIVII I(2)	or tied to AVDD for PWR_EN = L , disable PWM. Otherwise floating.				
101	\/7(2)					
102	V7(2)					
103	V(C(2)					
104	V6(2)	When INTERNAL Gamma Table is used				
105) (F(O)	GAMH tied to AVDDG via resistor for PWR_EN= H , enable PWM				
106	─V5(2)	or tied to AVDD for PWR_EN = L , disable PWM				
107		GAML tied to GND and V1~V14 pad are un-used.				
108	V4(2)	When using external gamma voltage, GAMH and GAML are floaging , and				
109		V1~V14				
110	V3(2)	the external gamma correction points. The voltage of these pins must be:				
111		AGND <v14<v13<v12<v11<v10<v9<v8;v7<v6<v5<v4<v3<v2<v1<< td=""></v14<v13<v12<v11<v10<v9<v8;v7<v6<v5<v4<v3<v2<v1<<>				
112	V2(2)	AVDD.				
113						
114	V1(2)					
115						
116	TAGNE(4)					
117	AGND(4)	Ground pins for analog circuits				
118						
119						
120						
121	AVDD(4)	Power supply for analog circuits				
122	7					
123						
124						
125	GND(4)	Ground pins for digital circuits				
126	7					
127	VDD(4)	Power supply for digital circuits (Pin 127 ~ 130)				




Page: 9/21

128							
129							
130							
131	SCL(1)	Serial communication clock input. Normally pull low					
132	SDA(1)	Serial communication data input. Normally pull low					
133	CSB(1)	Serial communication chip select. Normally pull low					
		Gate on sequence select. Normally pull low					
134	SEL1	SEL[0] SEL[1] Pin control function					
		1 1 Z+ 2					
		1 0 2					
135	SEL[0](1)	0 1 \					
		0 0 Z					
136	FRAME(1)	Frame inverse or not select. Normally pulled low FRAME = "1", Uniform FRAME = "0", Frame inverse (Default)					
137	HFRC(1)	H-FRC selection. Normally pull low HFRC = H : H-FRC enable HFRC = L : H-FRC disable If DITHER = "0", disable dithering function(H-FRC and FRC disable)					
138	DITHER(1)	Dithering function enable control. Normally pull low. In LVDS 6-bit mode, IC don't care DITHER and HFRC setting. DITHER = "1", Enable internal dithering function DITHER = "0", Disable internal dithering function.					
139	DIMO(1)	Backlight dimmer signal for external controller. DIMO = "0", Turn off external backlight controller DIMO = "1", Logical control signal to turn on external backlight controller NOTE: If CABC OFF, DIMO = DIMI. Else DIMO is controlled by CABC					
140	PINCTL(1)	Enable pin control function. Normally pull high PINCTL="0", Disable pin control function and enable 3-wire control register. Following pin setting will be inactive: MODE, RES[1:0], DITHER, HFRC, DCLKPOL, SHLR, UPDN, BIST,NBW, FRAME, SEL[1:0], CABC_EN[1:0], OPDRV, PWR_EN PINCTL="1", Enable pin control function. NOTE: The related 3-wire control register bit control will be disabled under PINCTL="1".					



Page: 10/21

		Normally black or normally white setting. Normally pulled low.		
141	NBW(1)	NBW = H : Normally black		
		NBW = L : Normally white		
142	DIMI(1)	Brightness control signal. Normally pull high		
143				
144	VDD(3)	Power supply for digital circuits		
145				
146				
147				
148	GND(4)	Ground pins for digital circuits		
149	7			
150				
151		Power supply for analog circuits		
152	AVDD(4)			
153				
154				
155	-			
156	AGND(4)	Ground pins for analog circuits		
157				
158				
159	VCOM(2)	VCOM To Cell		
160	1(00(0)	VOLLY II		
161	VGG(2)	VGH Voltage		
162	\((EE (0) \)	VOL V. II		
163	VEE(2) VGL Voltage			
164) (DD(2)			
165	VDD(2)	Power supply for digital circuits		
166				
167	GND(2)	Ground pins for digital circuits		
168	DUMMY(1)	NC		





Page: 11/21

2. Backlight Pin Assignment

N/A

3. Absolute Maximum Ratings

ltem	Symbol	Condition	Min.	Max.	Unit	Remark
Power voltage	VDDIO	GND=0	-0.5	5	V	
	AVDD	GND=0	-0.5	15	V	
	VGH	GND=0	-0.3	42	V	
	VGL	GND=0	-20	0.3	V	
Operating Temperature	Тора		-20	85	$^{\circ}\!\mathbb{C}$	
Storage temperature	Tstg		-55	125	$^{\circ}\!\mathbb{C}$	

Note 1:De, Digital Data

Note 2:Functional operation should be restricted under ambient temperature (25 $^{\circ}$ C).

Note 3:Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.



Page: 12/21

4. Electrical DC Characteristics

a. (VCC = +3.3V, AVDD = 12V, AGND=GND=0V)


	-						
ltem		Symbol	Min.	Тур.	Max.	Unit	Remark
		VCC	3.0	3.3	3.6	V	Digital power
		VDPA	10	11	13.5	V	Analog Power
Power Vol	Power Voltage		17	18	19	>	Positive power supply for gate
1 00001 001			17				driver
			VGL -12.5	-12 -11.5	-11 5	V	Negative power supply for
			12.0		•	gate driver	
Input	H Level	VIH	VDDx0.7	-	VDD	V	Note 1
Signal Voltage	L Level	VIL	GND	-	0.3xVDD	V	Note I
VCOM voltage		VCOM				V	

Note 1: DE, Digigal Data

b. Current Consumption (AGND=GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input current for VDD	I_{VDD}	VDD=3.3V		TBD		mA	Note 1
Inpur current for AVDD	I _{AVDD}	AVDD=11V		TBD		mA	Note 1
Inpur current for VGH	$I_{ m VGH}$	VGH=18V		TBD		mA	Note 1
Inpur current for VGL	$I_{ m VGL}$	VGL= -12V		TBD		mA	Note 1
Inpur current for VCOM	I _{VCOM}	VCOM=TBD		TBD		mA	Note 1

Note 1: The test pattern use the following pattern.



c. Backlight Driving Conditions

N/A





Page: 13/21

5. Electrical AC Characteristics

a. Signal AC Characteristics


Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition
Clock frequency	R _{xFCLK}	20		71	MHz	
Input data skew margin	T _{RSKM}	500			pS	$ V_{ID} = 400 \text{mV}$ $R_{XVCM} = 1.2 \text{V}$ $R_{XFCLK} = 71 \text{ MHz}$
Clock high time	TLVCH		4/(7* R _{xFCLK})		ns	
Clock low time	TLVCL	*	3/(7* R _{xFCLK})		ns	
PLL wake-up time	TenPLL	6) ()		150	uS	







Page: 14/21






Page: 15/21

b. Signal DC Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Condition		
Differential input high threshold voltage	R _{хVТН}			+0.1	٧	D 33 1 2V		
Differential input low threshold voltage	R _{xVTL}	-0.1			٧	- R _{xVCM} =1.2V		
Input voltage range (singled-end)	R _{XVIN}	0		2.4	٧			
Differential input common mode voltage	R _{xVCM}	V _{ID} /2		2.4- V _{ID} /2	٧			
Differential input voltage	V _{ID}	0.2		0.6	٧			
Differential input leakage current	RV_{xliz}	-10		+10	μΑ			
LVDS Digital Operating Current	Iddlvds		40	50	mA	Fclk=65 MHz, VDD=3.3V		
LVDS Digital Stand-by Current	Istlvds	•	10	50	μА	Clock & all Functions are stopped		


Single-end Signals



6. Serial Interface Characteristics

N/A

7. Power On/Off Characteristics





Page: 16/21

8. Content-based Automatic Backlight Control (CABC) reference circuit


N/A

D. Optical Specification

All optical specification is measured under typical condition (Note 1, 2)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response Time								
Rise		Tr	θ=0°		3	6	ms	Note 2
Fall		Tf	0-0		6	12	ms	
Contrast ra	atio	CR	At optimized viewing angle	600	800	-		Note 3
	Тор		CR≧10	55	70			
	Bottom			60	75			
Viewing Angle	Left			60	75		deg.	Note 4
	Right			60	75			
Brightness		Y _L	θ=0°			1	cd/m ²	Note 5

Note 1: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-5A, after 15 minutes operation.




Note 2: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.



Page: 17/21




Note 3. Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR) = $\frac{\text{Photo detector output when LCD is at "White" status}}{\text{Photo detector output when LCD is at "Black" status}}$

Note 4. Definition of viewing angle, θ , Refer to figure as below.



Note 5. Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.



Page: 18/21

E. Reliability Test Items

No.	Test items	Conditions	Remark	
1	High Temperature Storage	Ta= 70 □	240Hrs	
2	Low Temperature Storage	Ta= -30□	240Hrs	
3	High Ttemperature Operation	Tp= 60 □	240Hrs	
4	Low Temperature Operation	Ta= -20□	240Hrs	
5	High Temperature & High Humidity	Tp= 40 □. 90% RH	240Hrs	Operation
6	Heat Shock	-30□~70□, 100 cycle,	1Hrs/cycle	Non-operation

Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature


Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.



Page: 19/21

F. Packing and Marking

1. Packing Form





0.0 Version:

20/21 Page:

2. Module/Panel Label Information

The module/panel (collectively called as the "Product") will be attached with a label of Shipping Number which represents the identification of the Product at a specific location. Refer to the Product outline drawing for detailed location and size of the label. The label is composed of a 22-digit serial number and printed with code 39/128 with the following definition:

ABCDEFGHIJKLMNOPQRSTUV

—For internal system usage and production serial numbers.

-AUO Module or Panel factory code, represents the final production factory to complete the Product Product version code, ranging from 0~9 or A~Z (for Version after 9)

-Week Code, the production week when the product is finished at its production process

3. Carton Label Information

The packing carton will be attached with a carton label where packing Q'ty, AUO Model Name, AUO Part Number, Customer Part Number (Optional) and a series of Carton Number in 13 or 14 digits are printed. The Carton Number is apparing in the following format:

ABC-DEFG-HIJK-LMN

DEFG appear after first "-" represents the packing date of the carton Date from 01 to 31 ►Date from 01 to 31

·Month, ranging from 1~9, A~C. A for Oct, B for Nov and C for Dec.

A.D. year, ranging from 1~9 and 0. The single digit code reprents the last number of the year

Refer to the drawing of packing format for the location and size of the carton label.



Page: 21/21


G. Reference application circuit

1.Recomonded Gamma Voltage


TBD

2.Application Circuit


a.Cell pin



b.Power



c.LVDS signal bus





Page: 22/21

H. Precautions

- 1. Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.
- 2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Be sure to turn off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with TFT display module.
- 15. Static electricity will damage the module, please do not touch the module without any grounded device.
- 16. Do not disassemble and reassemble the module by self.
- 17. Be careful do not touch the rear side directly.
- 18. No strong vibration or shock. It will cause module broken.
- 19. Storage the modules in suitable environment with regular packing.
- 20. Be careful of injury from a broken display module.
- 21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.