

AU OPTRONICS CORPORATION

(	V) Preliminary Specifications
(	) Final Specifications

Module	14"FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140HAN02.6 (H/W:0A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date	Approved by	Date
			<u>07/24/2017</u>
Checked & Approved by	Date	Prepared by	Date
			<u>07/24/2017</u>
Note: This Specification is without notice.	subject to change	AU Optronics	Corporation



AU OPTRONICS CORPORATION

### **Contents**

1.	. Handling Precautions	4
2.	. General Description	5
	2.1 General Specification	5
	2.2 Optical Characteristics	6
3.	. Functional Block Diagram	11
4.	. Absolute Maximum Ratings	12
	4.1 Absolute Ratings of TFT LCD Module	
	4.2 Absolute Ratings of Environment	12
5.	. Electrical Characteristics	
	5.1 TFT LCD Module	
	5.2 Backlight Unit	16
6.	. Signal Interface Characteristic	17
	6.1 Pixel Format Image	
	6.2 Integration Interface Requirement	
	6.3 Interface Timing	20
	6.4 Power ON/OFF Sequence	21
7.	. Panel Reliability Test	24
	7.1 Vibration Test	
	7.2 Shock Test	24
	7.3 Reliability Test	24
8.	. Mechanical Characteristics	
	8.1 LCM Outline Dimension	25
9.	. Shipping and Package	27
	9.1 Shipping Label Format	
	9.2 Carton Package	27
	9.3 Shipping Package of Palletizing Sequence	27
10	0. Appendix:	
	10.1 EDID Description	
	10.2 Note	31



AU OPTRONICS CORPORATION

# **Record of Revision**

Vers	sion and Date	Page	Old description	New Description	Remark
0.1	2017/01/20	All	First Edition for Customer		X10
0.2	2017/07/24	26-31	Old Drawing, Label, EDID	New Drawing, Label, EDID for X20 Verison	X20



AU OPTRONICS CORPORATION

### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11)After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



**AU OPTRONICS CORPORATION** 

### 2. General Description

B140HAN02.6 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H) x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140HAN02.6 is designed for a display unit of notebook style personal computer and industrial machine.

### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit	Specifications				
Screen Diagonal	[mm]	354.69				
Active Area	[mm]	309.14 x 173.89				
Pixels H x V		1920 x 3(R	GB) x 1080			
Pixel Pitch	[mm]	0.16101 x 0	).16101			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally B	lack (AHVA)			
White Luminance (ILED=23mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]		points avera			
Luminance Uniformity		1.25 max. (	5 points)			
Contrast Ratio		700 typ				
Response Time	[ms]	30 typ / 35	Max			
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	2.8 max. (Ir (Note: 1)	nclude Logic	and Blu por	wer)	
Weight	[Grams]	270 max.				
Physical Size	[mm]		Min.	Тур.	Max.	
Include bracket		Length	319.9	320.4	320.9	
		Width	204.6	205.1	205.6	
		Thickness	-	-	3.0	
Electrical Interface		2 Lane eDP 1.2				
Glass Thickness	[mm]	0.4				
Surface Treatment		AG, Hardness 3H,				
Support Color		262K colors	s ( RGB 6-bi	t )		



### AU OPTRONICS CORPORATION

Temperature Range Operating Storage (Non-Operating)	[°C] [°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance


Note1. AUO power consumption at typical mosaic Pattern.

### 2.2 Optical Characteristics


Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=20mA			5 points average	187	220	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle		$egin{array}{c}  heta_{ extsf{R}} \  heta_{ extsf{L}} \end{array}$	Horizontal (Right) CR = 10 (Left)	-	85 85	-	degree	
viewing Ai	igie	<b>Ф</b> н <b>Ф</b> ∟	Vertical (Upper) CR = 10 (Lower)	-	85 85	-		4, 9
Luminan Uniformi		$\delta$ 5P	5 Points	-	-	1.25		1, 3, 4
Luminan Uniformi		δ <sub>13P</sub>	13 Points	-	-	1.60		2, 3, 4
Contrast R	atio	CR		_	700	-		4, 6
Cross ta	lk	%				4		4, 7
Response	Гіте	T <sub>RT</sub>	Rising + Falling	-	30	35	msec	4, 8
	Red	Rx		0.538	0.568	0.598		
	Ry	Ry		0.312	0.342	0.372		
	Green	Gx		0.314	0.344	0.374		
Color / Chromaticity	arcen	Gy		0.550	0.580	0.610		
Coodinates	Pluo	Вх	CIE 1931	0.128	0.158	0.188		4
	Blue	Ву		0.082	0.112	0.142		
	White	Wx		0.283	0.313	0.343		
	wille	Wy		0.299	0.329	0.359		
NTSC		%		_	45	-		

AU OPTRONICS CORPORATION

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

6		Maximum Brightness of five points
δ w5	= `	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
δ w13	=	Minimum Brightness of thirteen points


### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Note 7: Definition of Cross Talk (CT)

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






### AU OPTRONICS CORPORATION

### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

### 3. Functional Block Diagram

The following diagram shows the functional block of the 14 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

### 4.2 Absolute Ratings of Environment


Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).



Operating

Range

Storage Range

+

### 5. Electrical Characteristics

### 5.1 TFT LCD Module

### 5.1.1 Power Specification


Input power specifications are as follows;


Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	-	-	8.0	[Watt]	Note 1
IDD	IDD Current (RMS)	-	-	277	[mA]	Note 1
lRush	Inrush Current	-	ı	2000	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-	-	100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Mosaic pattern (PDD (max) = VDD(min) x IDD(max))

Typical Measurement Condition : Mosaic Pattern

Note 2: Measure Condition








AU OPTRONICS CORPORATION

### **5.1.2 Signal Electrical Characteristics**

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

### Display Port main link signal:




	Display port main link				
		Min	Тур	Max	unit
VCM	RX input DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	HBR:150		1320	mV

Fallow as VESA display port standard V1.3



AU OPTRONICS CORPORATION

### **Display Port AUX CH signal:**



	Display port AUX_CH				
		Min	Тур	Max	unit
VCM	AUX DC Common Mode Voltage		0		V
VDiff <sub>P-P</sub>	AUX Peak-to-peak Voltage at a receiving Device	400	600	800	mV

Fallow as VESA display port standard V1.3.

### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.3.



### 5.2 Backlight Unit

### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	2.0	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2 I <sub>F</sub> =23 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	5.0	12.0	21.0	[Volt]	
LED Enable Input High Level	VIED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Connector
PWM Logic Input Low Level		-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



### 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

		1									19	20
1st Line	R	G	В	R	G	В		R	G	В	R	G B
		:					1	•				
		:										
		·					:					
		:										
							1	1				
1080th Line	R	G	В	R	G	В		R	G	В	R	G B



### 6.2 Integration Interface Requirement

### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12 or compatible
Mating Housing/Part Number	IPEX 20453-030T-11 or compatible




### 6.2.2 Pin Assignment (2 Lane)

eDP lane is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	DCR	Reserved for DCR
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test	LCD Panel Self Test Enable
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	H_SYNC or NC	H_SYNC function(Optional) or NC
25	NC	Reverse for AUO TEST only
26	BL_PWR	Backlight power (5V~21V)
27	BL_PWR	Backlight power (5V~21V)
28	BL_PWR	Backlight power (5V~21V)
29	BL_PWR	Backlight power (5V~21V)
30	CM	Reserved for CM



AU OPTRONICS CORPORATION



Note1: Start from right side.

### 6.3 Interface Timing

### **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1920x1080 /60Hz manufacturing guide line timing.

Parar	Symbol	Min.	Тур.	Max.	Unit	
Frame Rate		-	-	60	-	Hz
Clock frequency		1/ T <sub>Clock</sub>	66.6	72	80	MHz
	Period	T <sub>V</sub>	1100	1130	1080+A	
Vertical	Active	<b>T</b> vD		1080		<b>T</b> Line
Section	Blanking	T∨B	20	50	Α	
	Period	T <sub>H</sub>	1010	1050	960+B	
Horizontal	Active	<b>T</b> HD		960		<b>T</b> Clock
Section	Blanking	<b>T</b> HB	50	90	В	

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (960+B)\*(1080+A)\*60 < 80MHz



AU OPTRONICS CORPORATION


### 6.4 Power ON/OFF Sequence

### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only



AU OPTRONICS CORPORATION

### Display Port panel power sequence timing parameter:

Timing	Deparintion	Dond bu		Limits		Notes
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



### Display Port panel B/L power sequence timing parameter:



Note: When the adapter is hot plugged, the backlight power supply sequence is shown as below.

VLED (Backlight power supply) (Hot Plug)	90% T. 10% VLED_L	***************************************	
(not riug)	  T19	T20	\

	Min (ms)	Max (ms)
T13	0.5	10
T14	10	83=8
T15	0	500
T16	0	12
T17	10	7.0
T18	0.5	10
T19	1*	29
T20	1*	550

Seamless change: T19/T20 = 5xT<sub>PWM</sub>\*

\*T<sub>PWM</sub>= 1/PWM Frequency



AU OPTRONICS CORPORATION

### 7. Panel Reliability Test

### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

• Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LOD	Air: ±15 KV	


**Note1:** According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable. No data lost, No hardware failures.

Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



# 8. Mechanical Characteristics

# 8.1 LCM Outline Dimension



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

00 8 Bootimpant Varsion : 0.9

B140HAN02.6 Document Version: 0.2




### 9. Shipping and Package


### 9.1 Shipping Label Format



### 9.2 Carton Package



### 9.3 Shipping Package of Palletizing Sequence





### 10. Appendix:

### 10.1 FDID Description

Address	FUNCTION	Value	Value	Value
HEX		HEX	BIN	DEC
00	Header	00	00000000	0
01		FF	11111111	255
02		FF	11111111	255
03		FF	11111111	255
04		FF	11111111	255
05		FF	11111111	255
06		FF	11111111	255
07		00	00000000	0
80	EISA Manuf. Code LSB	06	00000110	6
09	Compressed ASCII	AF	10101111	175
0A	Product Code	3D	00111101	61
0B	hex, LSB first	26	00100110	38
0C	32-bit ser #	00	00000000	0
0D		00	00000000	0
0E		00	00000000	0
0F		00	00000000	0
10	Week of manufacture	00	00000000	0
11	Year of manufacture	1B	00011011	27
12	EDID Structure Ver.	01	00000001	1
13	EDID revision #	04	00000100	 4
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149
15	Max H image size (rounded to cm)	1F	00011111	31
16	Max V image size (rounded to cm)	11	00010001	17
17	Display Gamma (=(gamma*100)-100)	78	01111000	120
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2
19	Red/green low bits (Lower 2:2:2:2 bits)	A2	10100010	162
1 <b>A</b>	Blue/white low bits (Lower 2:2:2:2 bits)	B5	10110101	181
1B	Red x (Upper 8 bits)	91	10010001	145
1C	Red y/ highER 8 bits	57	01010111	87
1D	Green x	58	01011000	88
1E	Green y	94	10010100	148
1F	Blue x	28	00101000	40
20	Blue y	1C	00011100	28
21	White x	50	01010000	80
22	White y	54	01010100	84
23	Established timing 1	00	00000000	0
24	Established timing 2	00	00000000	0
25	Established timing 3	00	00000000	0



26	Standard timing #1	01	00000001	1
27		01	00000001	1
28	Standard timing #2	01	00000001	1
29		01	00000001	1
2A	Standard timing #3	01	00000001	1
2B	otania ilining no	01	00000001	1
2C	Standard timing #4	01	00000001	1
2D	Standard timing # 1	01	00000001	1
2E	Standard timing #5	01	00000001	1
2F	Otandard timing #5	01	00000001	1
30	Standard timing #6	01	00000001	1
31	Standard timing #0	01	00000001	1
32	Standard timing #7	01	00000001	1
33	Standard timing #7	01	00000001	1
34 34	Standard timing #8	01	00000001	1
55 5	Standard tining #0	01	00000001	1
36	Pixel Clock/10000 LSB	84	10000100	132
7	Pixel Clock/10000 USB	3A	00111010	58
38	Horz active Lower 8bits	80	10000000	128
39	Horz blanking Lower 8bits	34	00110100	52
3A	HorzAct:HorzBlnk Upper 4:4 bits	71	01110001	113
В	Vertical Active Lower 8bits	38	00111000	56
C	Vertical Blanking Lower 8bits	28	00101000	40
 D	Vert Act : Vertical Blanking (upper 4:4 bit)	40	01000000	64
E	HorzSync. Offset	30	00110000	48
F	HorzSync.Width	64	01100100	100
0	VertSync.Offset : VertSync.Width	31	00110001	49
1	Horz‖ Sync Offset/Width Upper 2bits	00	00000000	0
2	Horizontal Image Size Lower 8bits	35	00110101	53
13	Vertical Image Size Lower 8bits	AD	10101101	173
14	Horizontal & Vertical Image Size (upper 4:4 bits)	10	00010000	16
15	Horizontal Border (zero for internal LCD)	00	00000000	0
16	Vertical Border (zero for internal LCD)	00	00000000	0
7	Signal (non-intr, norm, no stero, sep sync, neg pol)	1A	00011010	26
8	Detailed timing/monitor	D0	11010000	208
9	descriptor #2	2E	00101110	46
A		80	10000000	128
В		34	00110100	52
C		71	01110001	113
4D		38	00111000	56
4E		28	00101000	40
4F		40	01000000	64
50		30	00110000	48
51		64	01100100	100



52			00110001	49
53		31 00	00000000	0
54		35	00110101	53
55		AD	10101101	173
56		10	00010000	16
57		00	00000000	0
58		00	00000000	0
59		1A	00011010	26
5A	Detailed timing/monitor	00	00000000	0
5B	descriptor #3	00	00000000	0
5C	descriptor no	00	00000000	0
5D		FE	11111110	254
5E		00	00000000	0
5F	Manufacture	56	01010110	86
60	Manufacture	38	00111000	56
61	Manufacture	48	01001000	72
62	Walla la dia la	4B	01001011	75
63		39	00111001	57
64		14	00010100	20
65		42	01000010	66
66		31	00110001	49
67		34	00110100	52
68		30	00110000	48
69		48	01001000	72
6A		41	01000001	65
6B		4E	01001110	78
6C	Detailed timing/monitor	00	00000000	0
6D	descriptor #4	00	00000000	0
6E		00	00000000	0
6F		00	00000000	0
70		00	00000000	0
71	Manufacture P/N	00	00000000	0
72	Manufacture P/N	81	10000001	129
73	Manufacture P/N	02	0000001	2
74	Manufacture P/N	A8	10101000	168
75	Manufacture P/N	00	00000000	0
76	Manufacture P/N	11	00010001	17
77	Manufacture P/N	00	00000000	0
78	Manufacture P/N	00	00000000	0
79	Manufacture P/N	0A	00001010	10
7A	Manufacture P/N	01	00001010	1
7B	Manufacture P/N	0A	00001010	10
7C		20	00100000	32
7D		20	00100000	32



7E	Extension Flag	00	00000000	0
7F	Checksum	D9	11011001	217

### 10.2 Note

1) Marking DPCD version, including PSR, PSR2, MBO, VESA DSC,...

DPCD Ver.	PSR	MBO	VESA DSC	
1.2	Off	Off	Off	