

AU OPTRONICS CORPORATION

- ( ) Preliminary Specifications(V) Final Specifications

Module	14.0" FHD 16:9 Color TFT-LCD with LED Backlight design
Model Name	B140HAN03.0 (H/W:0A)
Note ( 🗭 )	LED Backlight with driving circuit design

Customer	Date		Approved by	Date
			<u>Jonken Fan</u>	<u>06/02/2016</u>
Checked & Approved by	Date		Prepared by	Date
			<u>Livia Huang</u>	<u>06/02/2016</u>
Note: This Specification is subject to change without notice.			NBBU Market AU Optronics	



AU OPTRONICS CORPORATION

# **Contents**

1. Handling Precautions	
2. General Description	5
2.1 General Specification	
2.2 Optical Characteristics	
3. Functional Block Diagram	
4. Absolute Maximum Ratings	12
4.1 Absolute Ratings of TFT LCD Module	12
4.2 Absolute Ratings of Environment	12
5. Electrical Characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	
6. Signal Interface Characteristic	17
6.1 Pixel Format Image	17
6.2 Integration Interface Requirement	18
6.3 Interface Timing	21
6.4 Power ON/OFF Sequence	22
7. Panel Reliability Test	25
7.1 Vibration Test	25
7.2 Shock Test	25
7.3 Reliability Test	25
8. Mechanical Characteristics	26
8.1 LCM Outline Dimension	26
9. Shipping and Package	28
9.1 Shipping Label Format	28
9.2 Carton Package	29
9.3 Shipping Package of Palletizing Sequence	29
10. Appendix: EDID Description	30



AU OPTRONICS CORPORATION

# **Record of Revision**

Ver	sion and Date	Page	Old description	New Description	Remark
0.1	2015/08/28	AII	First Edition for Customer		
0.2	2015/09/21	All	Update drawing for bezel		
0.3	2015/11/10	All	Update drawing for AA		
0.4	2015/11/15	All	Update EE data		
0.5	2015/11/20	All	Update drawing for shipping label		
0.6	2016/02/25	All	Update RGB		
0.7	2016/03/02	All	Update EDID		
1.0	2016/06/02	All	Fiana Spec.		



AU OPTRONICS CORPORATION

#### 1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open nor modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure (Notebook PC Bezel, for example), do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 13) Disconnecting power supply before handling LCD modules, it can prevent electric shock, DO NOT TOUCH the electrode parts, cables, connectors and LED circuit part of TFT module that a LED light bar build in as a light source of back light unit. It can prevent electrostatic breakdown.



**AU OPTRONICS CORPORATION** 

### 2. General Description

B140HAN03.0 is a Color Active Matrix Liquid Crystal Display composed of a TFT LCD panel, a driver circuit, and LED backlight system. The screen format is intended to support the 16:9 FHD, 1920(H)x1080(V) screen and 262k colors (RGB 6-bits data driver) with LED backlight driving circuit. All input signals are eDP(Embedded DisplayPort) interface compatible.

B140HAN03.0 is designed for a display unit of notebook style personal computer and industrial machine.

#### 2.1 General Specification

The following items are characteristics summary on the table at 25  $^{\circ}\mathrm{C}$  condition:

Items	Unit		Specif	ications		
Screen Diagonal	[mm]	354.95				
Active Area	[mm]	309.37 X 1	74.02			
Pixels H x V		1920x3(RG	iB) x 1080			
Pixel Pitch	[mm]	0.161X0.16	61			
Pixel Format		R.G.B. Ver	tical Stripe			
Display Mode		Normally B	lack			
White Luminance (ILED=25mA) (Note: ILED is LED current)	[cd/m <sup>2</sup> ]		points avera points aver			
Luminance Uniformity		1.25 max. (	5 points)			
Contrast Ratio		800 typ				
Response Time	[ms]	25 typ				
Nominal Input Voltage VDD	[Volt]	+3.3 typ.				
Power Consumption	[Watt]	4.4W (include logic and Blu power)				
Weight	[Grams]	285 max.				
Physical Size	[mm]		Min.	Тур.	Max.	
		Length	315.3	315.6	315.9	
		Width	196.8	197.3	197.8	
		Thickness	-	-	3.0	
Electrical Interface		2 lane eDP	1.2			
Glass Thickness	[mm]	0.4				
Surface Treatment		Glare, Hard	lness 3H			
Support Color		6-bit				
Temperature Range Operating Storage (Non-Operating)	[°C]	0 to +50 -20 to +60				
RoHS Compliance		RoHS Com	pliance			




AU OPTRONICS CORPORATION

## 2.2 Optical Characteristics


The optical characteristics are measured under stable conditions at 25  $^\circ\! C$  (Room Temperature) :

Item		Symbol	Conditions	Min.	Тур.	Max.	Unit	Note
White Luminance ILED=22mA			5 points average	255	300	-	cd/m <sup>2</sup>	1, 4, 5.
Viewing Angle		heta R $ heta$ L	Horizontal (Right) CR = 10 (Left)	85 85	89 89	-	degree	
Viewing Ai	igie	<b>ψ</b> н <b>ψ</b> L	Vertical (Upper) CR = 10 (Lower)	85 85	89 89	-	degree	4, 9
Luminance Uniformity		$\delta$ 5P	5 Points	-	-	1.25		1, 3, 4
Luminance Uniformity		δ 13P	13 Points	-	-	1.6		2, 3, 4
Contrast Ratio		CR		-	800	-		4, 6
Cross talk		%				4		4, 7
Response <sup>-</sup>	Response Time		Rising + Falling	-	25	35	msec	4, 8
	Red	Rx		0.598	0.628	0.658		
	rica	Ry		0.305	0.335	0.365		
	Green	Gx		0.285	0.315	0.345		
Color / Chromaticity	Green	Gy		0.575	0.605	0.635		
Coodinates	Dive	Bx	CIE 1931	0.122	0.152	0.182		4
	Blue	By		0.018	0.048	0.078		
	\A/I=:+=	Wx		0.283	0.313	0.343		
	White	Wy		0.299	0.329	0.359		
NTSC		%		-	72	-		

Note 1: 5 points position (Ref: Active area)



Note 2: 13 points position (Ref: Active area)



**Note 3**: The luminance uniformity of 5 or 13 points is defined by dividing the maximum luminance values by the minimum test point luminance

c		Maximum Brightness of five points
δ w5	= '	Minimum Brightness of five points
2		Maximum Brightness of thirteen points
$\delta_{W13} =$	=	Minimum Brightness of thirteen points


#### Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting



#### AU OPTRONICS CORPORATION

Backlight for 30 minutes in a stable, windless and dark room, and it should be measured in the center of screen.



Center of the screen

**Note 5**: Definition of Average Luminance of White (Y<sub>L</sub>):

Measure the luminance of gray level 63 at 5 points  $Y_L = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$ L(x) is corresponding to the luminance of the point X at Figure in Note (1).

Note 6: Definition of contrast ratio:

Contrast ratio is calculated with the following formula.

Contrast ratio (CR)= 
$$\frac{\text{Brightness on the "White" state}}{\text{Brightness on the "Black" state}}$$

Note 7: Definition of Cross Talk (CT)

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$


Where

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sub>2</sub>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sub>2</sub>)




#### AU OPTRONICS CORPORATION



Note 8: Definition of response time:

The output signals of BM-7 or equivalent are measured when the input signals are changed from "Black" to "White" (falling time) and from "White" to "Black" (rising time), respectively. The response time interval between the 10% and 90% of amplitudes. Refer to figure as below.






#### AU OPTRONICS CORPORATION

#### Note 9. Definition of viewing angle

Viewing angle is the measurement of contrast ratio  $\geq$  10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° ( $\theta$ ) horizontal left and right and 90° ( $\Phi$ ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.






AU OPTRONICS CORPORATION

## 3. Functional Block Diagram

The following diagram shows the functional block of the 14.0 inches wide Color TFT/LCD 30 Pin





AU OPTRONICS CORPORATION

### 4. Absolute Maximum Ratings

An absolute maximum rating of the module is as following:

#### 4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	Vin	-0.3	+4.0	[Volt]	Note 1,2

#### 4.2 Absolute Ratings of Environment

Item	Symbol	Min	Max	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	Note 4
Operation Humidity	HOP	5	95	[%RH]	Note 4
Storage Temperature	TST	-20	+60	[°C]	Note 4
Storage Humidity	HST	5	95	[%RH]	Note 4

Note 1: At Ta (25°C)

Note 2: Permanent damage to the device may occur if exceed maximum values


Note 3: LED specification refer to section 5.2

Note 4: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).

Note 5: The packing material of system forbid to involve ammonium component


Note 6: The reliability test conditions of system do not exceed the verified conditions of TFT module

Note 7: Be sure the panel test condition do not exceed the component limitation of TFT module(TN Liquid crystal, for example)



Operating Range

Storage Range



#### 5. Electrical Characteristics

#### **5.1 TFT LCD Module**


#### 5.1.1 Power Specification


Input power specifications are as follows;

Symble	Parameter	Min	Тур	Max	Units	Note
VDD	Logic/LCD Drive Voltage	3.0	3.3	3.6	[Volt]	
PDD	VDD Power	_	-	1.1	[Watt]	Note 1
IDD	IDD Current	-		367	[mA]	Note 1
IRush	Inrush Current	-		1500	[mA]	Note 2
VDDrp	Allowable Logic/LCD Drive Ripple Voltage	-		100	[mV] p-p	

Note 1 : Maximum Measurement Condition : Mosaic pattern (PDD (max) = VDD(min) x IDD(max))

Note 2: Measure Condition





Vin rising time




AU OPTRONICS CORPORATION

#### 5.1.2 Signal Electrical Characteristics

Input signals shall be low or High-impedance state when VDD is off.

Signal electrical characteristics are as follows;

#### Display Port main link signal:




	Display port main link							
		Min	Тур	Max	unit			
VCM	RX input DC Common Mode Voltage		0		٧			
VDiff <sub>P-P</sub>	Peak-to-peak Voltage at a receiving Device	150		1320	mV			

Fallow as VESA display port standard V1.3



AU OPTRONICS CORPORATION

#### **Display Port AUX CH signal:**



	Display port AUX_CH							
		Min	Тур	Max	unit			
VCM	AUX DC Common Mode Voltage		0		V			
$VDiff_{P-P}$	AUX Peak-to-peak Voltage at a receiving Device	0.4	0.6	0.8	V			

Fallow as VESA display port standard V1.3.

#### **Display Port VHPD signal:**

	Display port VHPD				
		Min	Тур	Max	unit
VHPD	HPD Voltage	2.25		3.6	V

Fallow as VESA display port standard V1.3.



### 5.2.1 LED characteristics

Parameter	Symbol	Min	Тур	Max	Units	Condition
Backlight Power Consumption	PLED	-	-	3.3	[Watt]	(Ta=25°C), Note 1 Vin =12V
LED Life-Time	N/A	15,000	-	-	Hour	(Ta=25°C), Note 2
						I <sub>F</sub> =22 mA

Note 1: Calculator value for reference P<sub>LED</sub> = VF (Normal Distribution) \* IF (Normal Distribution) / Efficiency

Note 2: The LED life-time define as the estimated time to 50% degradation of initial luminous.

#### 5.2.2 Backlight input signal characteristics

Parameter	Symbol	Min	Тур	Max	Units	Remark
LED Power Supply	VLED	6.0	12.0	21.0	[Volt]	
LED Enable Input High Level	WED EN	2.5	-	5.5	[Volt]	
LED Enable Input Low Level	VLED_EN	-	-	0.5	[Volt]	Define as
PWM Logic Input High Level	VPWM EN	2.5	-	5.5	[Volt]	Connector Interface
PWM Logic Input Low Level	_	-	-	0.5	[Volt]	(Ta=25°C)
PWM Input Frequency	FPWM	200	1K	10K	Hz	
PWM Duty Ratio	Duty	5		100	%	

Note 1: Recommend system pull up/down resistor no bigger than 10kohm



## 6. Signal Interface Characteristic

### 6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format.

	1			1920	
1st Line	R GBRG	3	R G	B R G B	3
			1	1	
			1		
			•		
		· ·	,		
			1	1 .	
	1 1	1	1	ı	
1080th Line	R G B R G	3 - · · · · · · · · ·	R G	B R G B	}



## **6.2 Integration Interface Requirement**

#### **6.2.1 Connector Description**

Physical interface is described as for the connector on module.

These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	For Signal Connector
Manufacturer	IPEX or compatible
Type / Part Number	IPEX 20455-030E-12
Mating Housing/Part Number	IPEX 20453-030T-11 or compatible




### 6.2.2 Pin Assignment (2 Lane)

**eDP lane** is a differential signal technology for LCD interface and high speed data transfer device.

PIN NO	Symbol	Function
1	NC	No Connect (Reserved for DCR)
2	H_GND	High Speed Ground
3	Lane1_N	Comp Signal Lane 1
4	Lane1_P	True Signal Link Lane 1
5	H_GND	High Speed Ground
6	Lane0_N	Comp Signal Link Lane 0
7	Lane0_P	True Signal Link Lane 0
8	H_GND	High Speed Ground
9	AUX_CH_P	True Signal Auxiliary Ch.
10	AUX_CH_N	Comp Signal Auxiliary Ch.
11	H_GND	High Speed Ground
12	LCD_VCC	LCD logic and driver power
13	LCD_VCC	LCD logic and driver power
14	LCD_Self_Test or NC	LCD Panel Self Test Enable (Optional)
15	LCD GND	LCD logic and driver ground
16	LCD GND	LCD logic and driver ground
17	HPD	HPD signale pin
18	BL_GND	Backlight_ground
19	BL_GND	Backlight_ground
20	BL_GND	Backlight_ground
21	BL_GND	Backlight_ground
22	BL_Enable	Backlight On / Off
23	BL PWM DIM	System PWM signal Input
24	H_SYNC or NC	H_SYNC function(Optional) or NC
25	NC	NC
26	BL_PWR	Backlight power (6V~21V)
27	BL_PWR	Backlight power (6V~21V)
28	BL_PWR	Backlight power (6V~21V)
29	BL_PWR	Backlight power (6V~21V)
30	NC	No Connect (Reserved for CM)




#### AU OPTRONICS CORPORATION



Note1: Start from right side.

**Note2:** Input signals shall be low or High-impedance state when VDD is off. Internal circuit of **eDP inputs** are as following.

1	V_OUT
2	V_OUT
3	V_OUT
4	NC
5	GND
6	NC
7	FB1
8	FB2
Ø	FB3
10	FB4





AU OPTRONICS CORPORATION

#### **6.3.1 Timing Characteristics**

Basically, interface timings should match the 1920x1080 / 60Hz manufacturing guide line timing.

Pa	rameter	Symbol	Min.	Тур.	Max.	Unit
Frame	e Rate	-	-	- 60 -		Hz
Clock fre	equency	1/ Tclock	138.8	141	180	MHz
	Period	T <sub>V</sub>	1090	1116	1080+A	
Vertical Section	Active	T <sub>VD</sub>		1080		<b>T</b> Line
occiion	Blanking	<b>T</b> ∨B	10	36	Α	
	Period	TH	2000	2104	1920+B	
Horizontal Section	Active	T <sub>HD</sub>		1920		TClock
	Blanking	<b>T</b> HB	80	184	400	

Note 1: The above is as optimized setting


Note 2: The maximum clock frequency = (1920+B)\*(1080+A)\*60<60MHz



AU OPTRONICS CORPORATION


#### 6.4 Power ON/OFF Sequence

#### **Display Port panel power sequence:**



Display port interface power up/down sequence, normal system operation

#### **Display Port AUX\_CH transaction only:**



Display port interface power up/down sequence, AUX\_CH transaction only



AU OPTRONICS CORPORATION

#### Display Port panel power sequence timing parameter:

Timing	Description	David Ive		Limits		Natas
parameter	Description	Reqd. by	Min.	Тур.	Max.	Notes
T1	power rail rise time, 10% to 90%	source	0.5ms		10ms	
Т2	delay from LCDVDD to black video generation	sink	0ms		200ms	prevents display noise until valid video data is received from the source
Т3	delay from LCDVDD to HPD high	sink	0ms		200ms	sink AUX_CH must be operational upon HPD high.
Т4	delay from HPD high to link training initialization	source				allows for source to read link capability and initialize.
Т5	link training duration	source				dependant on source link to read training protocol.
Т6	link idle	source				Min accounts for required BS-Idle pattern. Max allows for source frame synchronization.
Т7	delay from valid video data from source to video on display	sink	0ms		50ms	max allows sink validate video data and timing.
Т8	delay from valid video data from source to backlight enable	source				source must assure display video is stable.
Т9	delay from backlight disable to end of valid video data	source				source must assure backlight is no longer illuminated.
T10	delay from end of valid video data from source to power off	source	0ms		500ms	
T11	power rail fall time, 905 to 10%	source			10ms	
T12	power off time	source	500ms			

**Note1:** The sink must include the ability to generate black video autonomously. The sink must automatically enable black video under the following conditions:

-upon LCDVDD power on (with in T2 max)-when the "Novideostream\_Flag" (VB-ID Bit 3) is received from the source (at the end of T9).


-when no main link data, or invalid video data, is received from the source. Black video must be displayed within 64ms (typ) from the start of either condition. Video data can be deemed invalid based on MSA and timing information, for example.

**Note 2:** The sink may implement the ability to disable the black video function, as described in Note 1, above, for system development and debugging purpose.

**Note 3:** The sink must support AUX\_CH polling by the source immediately following LCDVDD power on without causing damage to the sink device (the source can re-try if the sink is not ready). The sink must be able to respond to an AUX\_CH transaction with the time specified within T3 max.



#### Display Port panel B/L power sequence timing parameter:



Note: If T19, T20 ≤ 5xTPWM\*- The flash display may occur. We suggest T19, T20 ≥ 5xTPWM\* to realize seamless change display.

Note 1: If T14,T15,T16,T17<10ms, The display garbage may occur. We suggest T14,T15,T16,T17>10ms to avoid the display garbage.

Note 2: If T13 or T18<0.5ms, the inrush current may cause the damage of fuse. If T13 or T18<0.5ms, the inrush current 12t is under typical melt of fuse Spec., there is no mentioned problem.



### 7. Panel Reliability Test

#### 7.1 Vibration Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 1.5 G

Frequency: 10 - 500Hz Random

Sweep: 30 Minutes each Axis (X, Y, Z)

#### 7.2 Shock Test

**Test Spec:** 

Test method: Non-Operation

Acceleration: 220 G, Half sine wave

Active time: 2 ms

Pulse: X,Y,Z .one time for each side

### 7.3 Reliability Test

Items	Required Condition	Note
Temperature Humidity Bias	Ta= 40℃, 90%RH, 300h	
High Temperature Operation	Ta= 50℃, Dry, 300h	
Low Temperature Operation	Ta= 0℃, 300h	
High Temperature Storage	Ta= 60℃, 35%RH, 300h	
Low Temperature Storage	Ta= -20℃, 50%RH, 250h	
Thermal Shock Test	Ta=-20℃to 60℃, Duration at 30 min, 100 cycles	
ESD	Contact : ±8 KV	Note 1
LSD	Air: ±15 KV	

Note1: According to EN 61000-4-2, ESD class B: Some performance degradation allowed. Self-recoverable.

No data lost, No hardware failures.


Remark: MTBF (Excluding the LED): 30,000 hours with a confidence level 90%



AU OPTRONICS CORPORATION


### 8. Mechanical Characteristics

#### **8.1 LCM Outline Dimension**





AU OPTRONICS CORPORATION



Note: Prevention IC damage, IC positions not allowed any overlap over these areas.

B140HAN03.0 Document Version: 1.0



## 9. Shipping and Package

## 9.1 Shipping Label Format



Manufactured XX/XX Model No: B140HAN03.0 **AU Optronics** Made in China (S01)


H/W: 0A F/W:1

c A us Pb E204356




8S5D10K81088A1SZYMDXXXX P/N 5D10K81088 FRU XXXXXXX





## 9.3 Shipping Package of Palletizing Sequence





10. Appendix: EDID Description

Address	FUNCTION	Value	Value	Value	Note
HEX		HEX	BIN	DEC	
00	Header	00	00000000	0	
01		FF	11111111	255	
02		FF	11111111	255	
03		FF	11111111	255	
04		FF	11111111	255	
05		FF	11111111	255	
06		FF	11111111	255	
07		00	00000000	0	
08	EISA Manuf. Code LSB	06	00000110	6	
09	Compressed ASCII	AF	10101111	175	
0A	Product Code	3D	00111101	61	
0B	hex, LSB first	30	00110000	48	
0C	32-bit ser #	00	00000000	0	
0D		00	00000000	0	
0E		00	00000000	0	
0F		00	00000000	0	
10	Week of manufacture	00	00000000	0	
11	Year of manufacture	19	00011001	25	
12	EDID Structure Ver.	01	00000001	1	
13	EDID revision #	04	00000100	4	
14	Video input def. (digital I/P, non-TMDS, CRGB)	95	10010101	149	
15	Max H image size (rounded to cm)	1F	00011111	31	
16	Max V image size (rounded to cm)	11	00010001	17	
17	Display Gamma (=(gamma*100)-100)	78	01111000	120	
18	Feature support (no DPMS, Active OFF, RGB, tmg Blk#1)	02	00000010	2	
19	Red/green low bits (Lower 2:2:2: bits)	FC	11111100	252	
1A	Blue/white low bits (Lower 2:2:2: bits)	15	00010101	21	
1B	Red x (Upper 8 bits)	A0	10100000	160	
1C	Red y/ highER 8 bits	55	01010101	85	
1D	Green x	50	01010000	80	
1E	Green y	9B	10011011	155	
1F	Blue x	27	00100111	39	
20	Blue y	0C	00001100	12	
21	White x	50	01010000	80	
22	White y	54	01010100	84	
23	Established timing 1	00	00000000	0	
24	Established timing 2	00	00000000	0	
25	Established timing 3	00	00000000	0	<del>                                     </del>
26	Standard timing #1	01	00000000	1	
27	Standard tilling #1	01	00000001	1	
28	Standard timing #2			1	
29	Standard timing #2	01	00000001	1	
	Chandoud timing #0	01	00000001		
2A 2B	Standard timing #3	01	00000001 00000001	1	-



Ad of Thomas Controllation		
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
	00001 1	
<u> </u>	10100 20 10111 55	
	11000 184 10000 112	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11000 56	
95 SS.	00100 36	
V 14 1 V 11 1 B) 11	00000 64	
	10000 16	
11.0 14.0	10000 16	
V 10 0" + V 10 M" III	11110 62	
	00000 0	
0. 1	10101 53	
12 11 01 11 01 11	01101 173	
11	10000 16	
	00000 0	
V :: 15 1	00000 0	
	11000 24	
	00000 0	
The state of the s	00000 0	
	00000 0	
	01111 15	
4C 00 0000	00000 0	
	00000 0	
<b>4E</b> 00 0000		
<b>4F</b> 00 0000	00000 0	
	00000 0	
		_
50 00 0000	00000 0	
50     00     0000       51     00     0000	00000 0	
50     00     0000       51     00     0000       52     00     0000	00000 0 00000 0	
50     00     0000       51     00     0000       52     00     0000       53     00     0000	00000 0 00000 0 00000 0	
50     00     0000       51     00     0000       52     00     0000       53     00     0000       54     00     0000	00000 0 00000 0 00000 0 00000 0	
50       00       0000         51       00       0000         52       00       0000         53       00       0000         54       00       0000         55       00       0000	00000 0 00000 0 00000 0 00000 0	
50       00       0000         51       00       0000         52       00       0000         53       00       0000         54       00       0000         55       00       0000         56       00       0000	00000 0 00000 0 00000 0 00000 0 00000 0	
50       00       0000         51       00       0000         52       00       0000         53       00       0000         54       00       0000         55       00       0000         56       00       0000         57       00       0000	00000 0 00000 0 00000 0 00000 0 00000 0 00000 0	
50       00       0000         51       00       0000         52       00       0000         53       00       0000         54       00       0000         55       00       0000         56       00       0000         57       00       0000         58       00       0000	00000 0 00000 0 00000 0 00000 0 00000 0 00000 0	



5B	descriptor #3	00	00000000	0	
5C	·	00	00000000	0	
5D		FE	11111110	254	
5E		00	00000000	0	
5F	Manufacture	41	01000001	65	Α
60	Manufacture	55	01010101	85	J
61	Manufacture	4F	01001111	79	0
62		0A	00001010	10	
63		20	00100000	32	
64		20	00100000	32	
65		20	00100000	32	
66		20	00100000	32	
67		20	00100000	32	
68		20	00100000	32	
69		20	00100000	32	
6A		20	00100000	32	
6B		20	00100000	32	
6C	Detailed timing/monitor	00	00000000	0	
6D	descriptor #4	00	00000000	0	
6E		00	00000000	0	
6F		FE	11111110	254	
70		00	00000000	0	
71	Manufacture P/N	42	01000010	66	В
72	Manufacture P/N	31	00110001	49	1
73	Manufacture P/N	34	00110100	52	4
74	Manufacture P/N	30	00110000	48	0
75	Manufacture P/N	48	01001000	72	Н
76	Manufacture P/N	41	01000001	65	Α
77	Manufacture P/N	4E	01001110	78	N
78	Manufacture P/N	30	00110000	48	0
79	Manufacture P/N	33	00110011	51	3
7A	Manufacture P/N	2E	00101110	46	
7B	Manufacture P/N	30	00110000	48	0
7C		20	00100000	32	
7D		0A	00001010	10	
7E	Extension Flag	00	00000000	0	
7F	Checksum	E5	11100101	229	
			SUM	6144	