

1		2		3		4	
A							A
B							B
C							C
D							D
1		2		3		4	

Title		
Size A4	Number	Revision
Date:	5/24/2025	
File:	D:\DDA\...\[00] - BLOCK DIAGRAM.Sch	
Sheet	of	Down By:





Title		
Size	Number	Revision
A4		
Date:	5/24/2025	Sheet of
File:	D:\DDA\...\[00] - BLOCK DIAGRAM.SchDoc	
	Down By:	

1

2

3

4



Title		
Size	Number	Revision
A4		
Date:	5/24/2025	Sheet of
File:	D:\DDA\...\[01] - PWR 0V9, PWR SEQ. Schematic By:	

1

2

3

4





1

2

3

4






Title		
Size	Number	Revision
A4		
Date:	5/24/2025	Sheet of
File:	D:\DDA\...\[03]-PWR 3V3, 1V0.SchDoc	Drawn By:

1


2

3


4




Title		
Size	Number	Revision
A4		
Date:	5/24/2025	Sheet of
File:	D:\DDA\...\04)-PWR 2V5, 1V8, 1V35.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	5/24/2025	Sheet of
File:	D:\DDA\1051-FPGA.PWR SchDoc	Drawn By:




Title		
Size	Number	Revision
A4		
Date:	5/24/2025	Sheet of
File:	D:\DDA\...\[06]-FPGA CONFIG, TEMP MONITOR	10 of 10



Title		
Size	Number	Revision
A3		
Date:	5/24/2025	Sheet of
File:	D:\DDA\1071-FPGA_XCVR_SchDoc	Drawn By:










Title		
Size	Number	Revision
A2	5/24/2025	
Drawn By	Sheet of	
File: D:\DGA-100\TPGA-DDR3 SchDoc	Drawn By	












Title		
Size	Number	Revision
A3		
Date:	5/24/2025	Sheet of
File:	D:\DDA\1111-MAIN CLOCKS.SchDoc	
Drawn By:		



Title		
Size	Number	Revision
A3		
Date:	5/24/2025	Sheet of
File:	D:\DDA\1121-REFERENCE CLOCKS	SubDocBy:



Title		
Size A2	Number	Revision
Date: 5/24/2025	Sheet of	
File: D:\DDA\1131 - SFP - MODULES SCH.DWG	Drawn by:	



Title		
Size	Number	Revision
A3		
Date:	5/24/2025	Sheet of
File:	D:\DDA\1141-ETHERNET 10_100_1000	Sheet of