Title		
Size: A4	Number	Revision
Date: 5/24/2025		Sheet of
File: D:\DDA\..\[00] - BLOCK DIAGRAM.SchDoc		Drawn By:


+12V0_VCC
U1
MPQ8643
VIN
VIN
EN
PGOOD
VCC
MODE
BST
SW
FB
RGND
TRK/REF
CS
AGND
PGND
R1
3.3
C1
0.22uF
L1
0.19uH
TP1
+0V9_VCC_CORE
R2
0
C2
22uF
25V
C3
22uF
25V
C4
0.1uF
R3
10K
C5
100uF
6.3V
C6
100uF
6.3V
R4
Dummy
C7
0.1uF
PWR_G1_EN
R5
100K
C8
1uF
R6
53.6K
1%
R7
30.9K
R8
4.7K
C9
22nF
R9
107K
1%
R10
0
+12V0_VIN
TP2
CN1
Phoenix 2-Pin
12V IN
TP4
Q1
IRFR9120
D1
Zener 10V
R15
1K
TP3
C11
100uF
63V
+12V0_VCC
R14
1K
LED1
RED
+3V3_VCC
U2
LM3881
VCC
EN
INV
TADJ
GND
FLAG1
FLAG2
FLAG3
C10
0.1uF
C12
10nF
R11
10K
R12
10K
R13
10K
PWR_G1_EN
PWR_G2_EN
PWR_G3_EN
PWR_G2_EN
PWR_G3_EN
2, 4
TP5
TP6
TP7
Title
Size
A4
Number
Revision
Date:
5/24/2025
Sheet of
File:
D:\DDA\..\[01] - PWR 0V9, PWR SEQ.SchDoc
Drawn By:





Analog power for :
VCCA_PLL & VCCH_GXB

Title		
Size: A4	Number	Revision
Date: 5/24/2025		Sheet of
File: D:\DDA\..\[02] - PWR 1V8.SchDoc		Drawn By:


U5
MP8759
BST
VIN
NC
EN
VCC
MODE
PG
SW
FB
VOUT
AGND
PGND
+12V0_VCC
+3V3_VCC
TP10
R26
3.3
C23
0.22uF
L3
1.8uH
C24
330pF
R28
499K
R32
499
R33
43K
1%
R37
9.53K
1%
C25
22uF
25V
C26
22uF
25V
C27
22uF
25V
C28
22uF
25V
C29
22uF
25V
R27
0
R30
Dummy
R31
680
LED2
RED
R29
1.5M
R34
NA
R35
100K
R36
100K
C30
1uF
R38
NA
R39
0
U6
MP8759
TP11
+1V0_VCC_XCVR
R40
3.3
C31
0.22uF
L4
0.68uH
C32
220pF
R42
499K
R44
499
R45
48.7K
1%
R48
68.1K
1%
C33
22uF
25V
C34
22uF
25V
C35
22uF
25V
C36
22uF
25V
C37
22uF
25V
R41
0
R43
Dummy
PWR_G2_EN
R46
100K
R47
100K
C38
1uF
R49
100K
R50
NA
R51
0
Title
Size
A4
Number
Revision
Date:
5/24/2025
Sheet of
File:
D:\DDA\..\[03] - PWR 3V3, 1V0.SchDoc
Drawn By:







Title		
Size A4	Number	Revision
Date: 5/24/2025		Sheet of
File: D:\DDA\..\[04] - PWR 2V5, 1V8, 1V35.SchDoc		Drawn By:


+0V9_VCC_CORE
U10A
+1V8_VCCIO
D2
PMEG2010EA
U10B
VBAT
+1V35_VCCIO
+2V5_VCCIO
+1V8_VCCH_GXB
+1V0_VCC_XCVR
differential remote sense for VCC power
U10H
U10K
U10L
+1V0_VCC_XCVR
+1V8_VCCH_GXB
+1V8_VCCIO
+1V35_VCCIO
+2V5_VCCIO
Title
Size
A3
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[05]-FPGA PWR.SchDoc
Drawn By:


+1V8_VCCIO
CN2
A10_JTAG_TCK
A10_JTAG_TDO
A10_JTAG_TMS
A10_JTAG_TDI
IDC 2x5
A10_JTAG_TMS R83 10K
A10_JTAG_TDI R84 10K
A10_JTAG_TRST R85 10K
A10_JTAG_TCK R86 10K
SW1
MSEL0 R87 1K
MSEL1 R88 1K
MSEL2 R89 1K
DIP SW 4
U11
MT25QU256
C122
0.22uF
A10_AS_DATA0
A10_AS_DATA1
A10_AS_DATA2
A10_AS_DATA3
A10_DCLK
A10_nCSO
U10I
10AX016 F27
A10_nIO_PULLUP
A10_nSTATUS
A10_CONF_DONE
A10_nCONFIG
A10_nCE
TEMPDIODEp
TEMPDIODEn
+3V3_VCC
C123
0.1uF
C124
0.1uF
U13
TXS0104E
TEMP_I2C_CLK
TEMP_I2C_DATA
TEMP_OVERT_n
TEMP_ALERT_n
E_TEMP_I2C_CLK
E_TEMP_I2C_DATA
E_TEMP_OVERT_n
E_TEMP_ALERT_n
R94 10K
U12
MAX1619
C125
0.1uF
C126
2.2nF
R90 10K
R91 10K
R92 10K
R93 10K
Title
Size
A4
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[06] - FPGA CONFIG, TEMP, MDIO.SchDoc
Drawn By:



Title		
Size: A3	Number	Revision
Date: 5/24/2025		Sheet of
File: D:\DDA\..\[07]-FPGA XCVR.SchDoc		Drawn By:



Title		
Size: A2	Number	Revision
Date: 5/24/2025		Sheet of
File: D:\DDA\..\[08] - FPGA - DDR3.SchDoc		Drawn By:


U10E
IO_2L_47_E5/DQ0
IO_2L_46_E4/DQ0
IO_2L_45_D5/DQSN0
IO_2L_44_D4/DQS0
IO_2L_43_E7/DQ0
IO_2L_42_E6/DQ0
IO_2L_41_F4/DQSN1
IO_2L_40_F3/DQS1
IO_2L_39_G5/DQ1
IO_2L_38_G4/DQ1
IO_2L_37_F8/DQ1
IO_2L_36_F7/DQ1
IO_2L_35_E9/DQ2
IO_2L_34_D9/DQ2
IO_2L_33_E11/DQSN2
IO_2L_32_E10/DQS2
IO_2L_31_C8/DQ2
IO_2L_30_C7/DQ2
IO_2L_29_D8/PLL_2L_CLKOUT1N/DQSN3
IO_2L_28_D7/PLL_2L_CLKOUT1P,PLL_2L_CLKOUT1,PLL_2L_FB1/DQS3
IO_2L_27_D10/DQ3
IO_2L_C10/RZQ_2L/DQ3
IO_2L_C6/CLK_2L_1N/DQ3
IO_2L_C5/CLK_2L_1P/DQ3
IO_2L_B6/CLK_2L_0N/DQ4
IO_2L_A6/CLK_2L_0P/DQ4
IO_2L_21_B5/DQSN4
IO_2L_20_A4/DQS4
IO_2L_19_B8/PLL_2L_CLKOUT0N/DQ4
IO_2L_18_A7/PLL_2L_CLKOUT0P,PLL_2L_CLKOUT0,PLL_2L_FB0/DQ4
IO_2L_17_B10/DQSN5
IO_2L_16_B9/DQS5
IO_2L_15_B4/DQ5
IO_2L_14_B3/DQ5
IO_2L_13_A9/DQ5
IO_2L_12_A8/DQ5
IO_2L_11_D3/DQ6
IO_2L_10_D2/DQ6
IO_2L_9_C3/DQSN6
IO_2L_8_C2/DQS6
IO_2L_7_C1/DQ6
IO_2L_6_B1/DQ6
IO_2L_5_A3/DQSN7
IO_2L_4_A2/DQS7
IO_2L_3_E2/DQ7
IO_2L_2_E1/DQ7
IO_2L_1_F2/DQ7
IO_2L_0_F1/DQ7
E5 ENET_GTX_CLK
E4 ENET_TX_EN
D5 ENET_TXD0
D4 ENET_TXD1
E7 ENET_TXD2
E6 ENET_TXD3
F4
F3 ENET_RX_CLK
G5 ENET_RX_DV
G4 ENET_RXD0
F8 ENET_RXD1
F7 ENET_RXD2
E9 ENET_RXD3
D9
E11 ENET_RESETn
E10 ENET_MDIO
C8 ENET_MDC
C7 ENET_INTn
D8
D7
D10
C10
C6
C5 SMA_CLK_IN
B6
A6
B5
A4
B8
A7 R104 33 SMA_CLK_OUT
B10
B9
B4
B3
A9
A8
D3
D2
C3
C2
C1
B1
A3
A2
F2 FLED1
E1 FLED2
F2 FLED3
F1 FLED4
ENET_GTX_CLK 14
ENET_TX_EN 14
ENET_TXD0 14
ENET_TXD1 14
ENET_TXD2 14
ENET_TXD3 14
ENET_RX_CLK 14
ENET_RX_DV 14
ENET_RXD0 14
ENET_RXD1 14
ENET_RXD2 14
ENET_RXD3 14
ENET_RESETn 14
ENET_MDIO 14
ENET_MDC 14
ENET_INTn 14
SMA_CLK_IN 11
SMA_CLK_OUT 11
U10F
IO_2A_47_AE5/DATA0/LVDS2A_1N/DQ24
IO_2A_46_AE4/DATA1/LVDS2A_1P/DQ24
IO_2A_45_AD9/DATA2/LVDS2A_2N/DQSN24
IO_2A_44_AE9/DATA3/LVDS2A_2P/DQS24
IO_2A_43_AD7/DATA4/LVDS2A_3N/DQ24
IO_2A_42_AE7/DATA5/LVDS2A_3P/DQ24
IO_2A_41_AF4/DATA6/LVDS2A_4N/DQSN25
IO_2A_40_AF3/DATA7/LVDS2A_4P/DQS25
IO_2A_39_AE6/DATA8/LVDS2A_5N/DQ25
IO_2A_38_AF6/DATA9/LVDS2A_5P/DQ25
IO_2A_37_AF8/DATA10/LVDS2A_6N/DQ25
IO_2A_36_AF7/DATA11/LVDS2A_6P/DQ25
IO_2A_35_AC8/DATA12/LVDS2A_7N/DQ26
IO_2A_34_AD8/DATA13/LVDS2A_7P/DQ26
IO_2A_33_AC10/DATA14/LVDS2A_8N/DQSN26
IO_2A_32_AD10/DATA15/LVDS2A_8P/DQS26
IO_2A_31_AB6/DATA16/LVDS2A_9N/DQ26
IO_2A_30_AB5/DATA17/LVDS2A_9P/DQ26
IO_2A_29_AC7/PLL_2A_CLKOUT1N/DATA18/LVDS2A_10N/DQSN27
IO_2A_28_AC6/PLL_2A_CLKOUT1P,PLL_2A_CLKOUT1,PLL_2A_FB1/DATA19/LVDS2A_10P/DQS27
IO_2A_27_AB10/NCEO/LVDS2A_11N/DQ27
IO_2A_26_AB9/RZQ_2A/LVDS2A_11P/DQ27
IO_2A_25_AC5/CLK_2A_1N/DATA20/LVDS2A_12N/DQ27
IO_2A_24_AD5/CLK_2A_1P/DATA21/LVDS2A_12P/DQ27
IO_2A_23_Y14/CLK_2A_0N/DATA22/LVDS2A_13N/DQ28
IO_2A_22_AA14/CLK_2A_0P/DATA23/LVDS2A_13P/DQ28
IO_2A_21_AD13/DATA24/LVDS2A_14N/DQSN28
IO_2A_20_AD12/DATA25/LVDS2A_14P/DQS28
IO_2A_19_W15/PLL_2A_CLKOUT0N/DATA26/LVDS2A_15N/DQ28
IO_2A_18_Y15/PLL_2A_CLKOUT0P,PLL_2A_FB0/DATA27/LVDS2A_15P/DQ28
IO_2A_17_AB14/DATA28/LVDS2A_16N/DQSN29
IO_2A_16_AB13/DATA29/LVDS2A_16P/DQS29
IO_2A_15_AB11/DATA30/LVDS2A_17N/DQ29
IO_2A_14_AC11/DATA31/LVDS2A_17P/DQ29
IO_2A_13_AC13/CLKUSR/LVDS2A_18N/DQ29
IO_2A_12_AC12/PR_REQUEST/LVDS2A_18P/DQ29
IO_2A_11_AA9/PR_READY/LVDS2A_19N/DQ30
IO_2A_10_AB8/NPERSTL0/LVDS2A_19P/DQ30
IO_2A_9_W9/PR_DONE/LVDS2A_20N/DQSN30
IO_2A_8_W8/LVDS2A_20P/DQS30
IO_2A_7_AA13/PR_ERROR/LVDS2A_21N/DQ30
IO_2A_6_AA12/LVDS2A_21P/DQ30
IO_2A_5_AA8/CVP_CONFDONE/LVDS2A_22N/DQSN31
IO_2A_4_AA7/LVDS2A_22P/DQS31
IO_2A_3_W10/INIT_DONE/LVDS2A_23N/DQ31
IO_2A_2_Y9/DEV_OE/LVDS2A_23P/DQ31
IO_2A_1_AA11/CRC_ERROR/LVDS2A_24N/DQ31
IO_2A_0_Y10/DEV_CLRN/LVDS2A_24P/DQ31
AE5 TEMP_I2C_CLK
AE4 TEMP_I2C_DATA
AD9 TEMP_OVERT_n
AE9 TEMP_ALERT_n
AD7
AE7 CLK_1_SDA
AF4 CLK_1_SCL
AF3 CLK_2_SDA
AE6 CLK_2_SCL
AF6 CLK_3_SDA
AF8 CLK_3_SCL
AF7 CLK_4_SDA
AC8 CLK_4_SCL
AD8
AC10
AD10
AB6
AB5
AC7
AC6 R103 33 CLK_OUT_2
AB10
AB9
AC5 CLK_156p25M_1_N
AD5 CLK_156p25M_1_P
Y14
AA14 CLK_50M_1
AD13
AD12
W15
Y15 R105 33 CLK_OUT_1
AB14
AB13
AB11
AC11
AC13 XCVR_CAL_CLK_100M
AC12
AA9 SFP1_RX_LOS
AB8 SFP1_TX_FAULT
W9 SFP1_TX_DIS
W8 SFP1_MOD_ABS
AA13 SFP1_SCL
AA12 SFP1_SDA
AA8
AA7
W10 CLK_DDR_SDA
Y9 CLK_DDR_SCL
AA11
Y10
TEMP_I2C_CLK 6
TEMP_I2C_DATA 6
TEMP_OVERT_n 6
TEMP_ALERT_n 6
CLK_1_SDA 12
CLK_1_SCL 12
CLK_2_SDA 12
CLK_2_SCL 12
CLK_3_SDA 12
CLK_3_SCL 12
CLK_4_SDA 12
CLK_4_SCL 12
CLK_OUT_2 12
CLK_156p25M_1_N 11
CLK_156p25M_1_P 11
CLK_50M_1 11
CLK_OUT_1 12
SFP1_RX_LOS 13
SFP1_TX_FAULT 13
SFP1_TX_DIS 13
SFP1_MOD_ABS 13
SFP1_SCL 13
SFP1_SDA 13
CLK_DDR_SDA 8
CLK_DDR_SCL 8
FLED1 R106 100 LED3 RED
FLED2 R107 100 LED4 RED
FLED3 R109 100 LED5 RED
FLED4 R110 100 LED6 RED
+1V8_VCCIO
L8
220@100Mhz
C141 10uF
C142 1uF
X1
STBY
VCC
GND
OUTPUT
100MHz
R108 33 XCVR_CAL_CLK_100M
TP15
TP16
Title
Size A3
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[09] - FPGA IO BANK 2A, 2L.SchDoc
Drawn By:



Title		
Size: A3	Number	Revision
Date: 5/24/2025	Sheet of	
File: D:\DDA\..\[10] - FPGA IO BANK 3A.SchDoc	Drawn By:	


+3V3_VCC
L9
220@100Mhz
C143
10uF
C147
1uF
+3V3_FIL_1
L10
220@100Mhz
C148
1uF
C144
10uF
+1V8_VCCIO
U16
Si53306
VDD
VDDO
OE
SFOUT1
SFOUT0
CLK
GND
EPAD
Q0
Q1
Q2
Q3
R113 4.7K
R116 2.2K
R118 2.2K
R114 33
R119 33
CLK_50M_1
CLK_50M_2
OSC_50M
R122
1K
R123
1K
+3V3_VCC
L11
220@100Mhz
C145
10uF
C149
1uF
+3V3_FIL_2
L12
220@100Mhz
C150
1uF
C146
10uF
+1V8_VCCIO
U17
Si53306
R115 4.7K
R117 2.2K
R120 2.2K
CLK_156p25M_1_P
CLK_156p25M_1_N
CLK_156p25M_2_P
CLK_156p25M_2_N
OSC_156M_P
OSC_156M_N
R121
100
+3V3_VCC
L13
220@100Mhz
C151
10uF
C153
1uF
X2
STBY
VCC
GND
OUTPUT
50MHz
R125 33
OSC_50M
TP17
TP18
+3V3_VCC
L14
220@100Mhz
C152
10uF
C154
1uF
R124
10K
U18
OE
NC
GND
VDD
OUT+
OUT-
SiT9365
OSC_156M_P
OSC_156M_N
+2V5_VCCIO
+3V3_VCC
C155
0.1uF
C156
0.1uF
U19
VCCA
VCCB
A
B
DIR
GND
SN74AVC1T45
SMA_CLK_OUT
SMA_CLK_OUT_E
+1V8_VCCIO
CN3
SMA
+3V3_VCC
+2V5_VCCIO
C157
0.1uF
C158
0.1uF
U20
VCCB
VCCA
B
A
GND
DIR
SN74AVC1T45
CN4
SMA
SMA_CLK_IN_E
R126 33
SMA_CLK_IN
Title
Size
A3
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[11] - MAIN CLOCKS.SchDoc
Drawn By:


+1V8_VCCIO
L15
220@100Mhz
+1V8_FIL_1
C159 10uF
C161 0.1uF
C162 0.1uF
U21
Si5338A
C167 0.1uF
C168 0.1uF
C169 0.1uF
C170 0.1uF
C165 10uF
L17
220@100Mhz
C175 18pF
X3
25MHz
C177 18pF
CLK_OUT_1
CLKIN_P
CLKIN_N
CLKIN
CLK0B
CLK0A
FDBK_P
FDBK_N
CLK1B
CLK1A
CLK2B
CLK2A
INTR
SDA
SCL
I2C_LSB
GND
EPAD
VDD
VDDO0
VDDO1
VDDO2
VDDO3
R127 4.7K
R128 4.7K
R129 4.7K
CLK_1_SDA
CLK_1_SCL
CLK_1_P
CLK_1_N
C179 0.1uF
C181 0.1uF
REF_CLK_Q1_P
REF_CLK_Q1_N
L16
220@100Mhz
+1V8_FIL_2
C160 10uF
C163 0.1uF
C164 0.1uF
U22
Si5338A
C171 0.1uF
C172 0.1uF
C173 0.1uF
C174 0.1uF
C166 10uF
L18
220@100Mhz
C176 18pF
X4
25MHz
C178 18pF
CLK_OUT_2
R130 4.7K
R131 4.7K
R132 4.7K
CLK_2_SDA
CLK_2_SCL
CLK_2_P
CLK_2_N
C180 0.1uF
C182 0.1uF
REF_CLK_Q2_P
REF_CLK_Q2_N
L19
220@100Mhz
+1V8_FIL_3
C183 10uF
C185 0.1uF
C186 0.1uF
U23
Si5338A
C191 0.1uF
C192 0.1uF
C193 0.1uF
C194 0.1uF
C189 10uF
L21
220@100Mhz
C199 18pF
X5
25MHz
C201 18pF
CLK_OUT_3
R133 4.7K
R134 4.7K
R135 4.7K
CLK_3_SDA
CLK_3_SCL
CLK_3_P
CLK_3_N
C203 0.1uF
C205 0.1uF
REF_CLK_Q3_P
REF_CLK_Q3_N
L20
220@100Mhz
+1V8_FIL_4
C184 10uF
C187 0.1uF
C188 0.1uF
U24
Si5338A
C195 0.1uF
C196 0.1uF
C197 0.1uF
C198 0.1uF
C190 10uF
L22
220@100Mhz
C200 18pF
X6
25MHz
C202 18pF
CLK_OUT_4
R136 4.7K
R137 4.7K
R138 4.7K
CLK_4_SDA
CLK_4_SCL
CLK_4_P
CLK_4_N
C204 0.1uF
C206 0.1uF
REF_CLK_Q4_P
REF_CLK_Q4_N
Title
Size
A3
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[12] - REFERENCE CLOCKS.SchDoc
Drawn By:









Title			
Size: A2	Number		Revision
Date: 5/24/2025		Sheet of	
File: D:\DDA\..\[13] - SFP+ MODULES.SchDoc		Drawn By:	


+2V5_VCCIO
R179 4.7K ENET_MDC
R180 4.7K ENET_MDIO
R181 4.7K ENET_INTn
R182 4.7K ENET_RESETn
CN9
LPJG17331CNL
C239 0.1uF R186 49.9 MDI0_P
R188 49.9 MDI0_N
C240 0.1uF R189 49.9 MDI1_P
R191 49.9 MDI1_N
C241 0.1uF R192 49.9 MDI2_P
R195 49.9 MDI2_N
C242 0.1uF R196 49.9 MDI3_P
R198 49.9 MDI3_N
U29A
88E1111
ENET_RESETn
ENET_LED_RX
ENET_LED_LINK10
ENET_LED_TX
ENET_LED_DUPLEX
ENET_MDIO
ENET_MDC
ENET_INTn
R183 4.99K 1%
ENET_CLK_25M
R193 4.7K
GTX_CLK
TX_CLK
TX_EN
TX_ER
TXD0
TXD1
TXD2
TXD3
TXD4
TXD5
TXD6
TXD7
RX_CLK
RX_DV
RX_ER
RXD0
RXD1
RXD2
RXD3
RXD4
RXD5
RXD6
RXD7
CRS
COL
LED_TX
LED_RX
LED_DUPLEX
LED_LINK1000
LED_LINK100
LED_LINK10
+3V3_VCC
C243 1uF
X7
STBY VCC
GND OUTPUT
25MHz
+2V5_VCCIO
U30
MIC5309
C252 1uF
BIAS VOUT
VIN BYP
EN
GND EP
C255 10nF
C253 4.7uF
C254 4.7uF
+1V2_DVDD
U29B
88E1111
AVDD
VDDOX
VDDO
VDDOH
NC
VSS
C244 0.1uF
C245 0.1uF
C246 0.1uF
C247 0.1uF
C248 0.1uF
C249 0.1uF
C250 0.1uF
C251 0.1uF
C256 0.1uF
C257 0.1uF
C258 0.1uF
C259 0.1uF
C260 0.1uF
ENET_LED_TX R184 220 LED7 RED
ENET_LED_RX R185 220 LED8 RED
ENET_LED_DUPLEX R187 220 LED9 RED
ENET_LED_LINK1000 R190 220 LED10 RED
ENET_LED_LINK100 R194 220 LED11 RED
ENET_LED_LINK10 R197 220 LED12 RED
Title
Size A3
Number
Revision
Date: 5/24/2025
Sheet of
File: D:\DDA\..\[14] - ETHERNET 10_100_1000.SchDoc
Drawn By: