



Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\RAM8.hdl

File View Run Help

Chip Name: **RAM8 (Clocked)** Time: **46**

Input pins		Output pins	
Name	Value	Name	Value
in[16]	21845	out[16]	21845
load	0		
address[3]	7		

HDL

```
CHIP RAM8 {
    IN in[16], load, address[3];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address,
    Register(in=in, load=loada,
    Register(in=in, load=loadb,
    Register(in=in, load=loadc,
    Register(in=in, load=loadd,
    Register(in=in, load=loade,
    Register(in=in, load=loadf,
    Register(in=in, load=loadg,
    Register(in=in, load=loadh,
```

Internal pins

Name	Value
loada	0
loadb	0
loadc	0
loadd	0
loade	0
loadf	0
loadg	0
loadh	0
outa[16]	21845
outb[16]	21845
outc[16]	21845
outd[16]	21845
oute[16]	21845
outf[16]	21845
outg[16]	21845
outh[16]	21845

```
set load 1,
set address 7,
set in %B0101010101010101,
tick,
output,
tock,
output;

set load 0,
set address 0,
tick,
output;
tock,
output;
set address 1,
eval,
output;
set address 2,
eval,
output;
set address 3,
eval,
output;
set address 4,
eval,
output;
set address 5,
eval,
output;
set address 6,
eval,
output;
set address 7,
eval,
output;
```

End of script - Comparison ended successfully

Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\RAM64.hdl

File View Run Help

Chip Name: **RAM64 (Clocked)** Time: **81**

Input pins		Output pins	
Name	Value	Name	Value
in[16]	21845	out[16]	21845
load	0		
address[6]	61		

HDL

```
CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[3],
    RAM8(in=in, load=loada, address=
    RAM8(in=in, load=loadb, address=
    RAM8(in=in, load=loadc, address=
    RAM8(in=in, load=loadd, address=
    RAM8(in=in, load=loade, address=
    RAM8(in=in, load=loadf, address=
    RAM8(in=in, load=loadg, address=
    RAM8(in=in, load=loadh, address=
```

Internal pins

Name	Value
loada	0
loadb	0
loadc	0
loadd	0
loade	0
loadf	0
loadg	0
loadh	0
outa[16]	21845
outb[16]	21845
outc[16]	21845
outd[16]	21845
oute[16]	21845
outf[16]	21845
outg[16]	21845
outh[16]	21845

```
set load 1,
set address %B1111101,
set in %B0101010101010101,
tick,
output,
tock,
output;

set load 0,
set address %B000101,
tick,
output;
tock,
output;
set address %B001101,
eval,
output;
set address %B010101,
eval,
output;
set address %B011101,
eval,
output;
set address %B100101,
eval,
output;
set address %B101101,
eval,
output;
set address %B110101,
eval,
output;
set address %B111101,
eval,
output;
```

End of script - Comparison ended successfully

Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\RAM512.hdl

File View Run Help

Chip Name: RAM512 (Clocked) Time: 81

Input pins		Output pins	
Name	Value	Name	Value
in[16]	21845	out[16]	21845
load	0		
address[9]	490		

Internal pins	
Name	Value
loada	0
loadb	0
loadc	0
loadd	0
loade	0
loadf	0
loadg	0
loadh	0
outa[16]	21845
outb[16]	21845
outc[16]	21845
outd[16]	21845
oute[16]	21845
outf[16]	21845
outg[16]	21845
outh[16]	21845

```

CHIP RAM512 {
    IN in[16], load, address[9];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[6..9],
        RAM64(in=in, load=loada, address=address[0..5], out=outa[16]),
        RAM64(in=in, load=loadb, address=address[0..5], out=outb[16]),
        RAM64(in=in, load=loadc, address=address[0..5], out=outc[16]),
        RAM64(in=in, load=loadd, address=address[0..5], out=outd[16]),
        RAM64(in=in, load=loade, address=address[0..5], out=oute[16]),
        RAM64(in=in, load=loadf, address=address[0..5], out=outf[16]),
        RAM64(in=in, load=loadg, address=address[0..5], out=outg[16]),
        RAM64(in=in, load=loadh, address=address[0..5], out=outh[16])
}
    
```

```

set load 1,
set address %B111101010,
set in %B0101010101010101,
tick,
output,
tock,
output;

set load 0,
set address %B000101010,
tick,
output;
tock,
output;
set address %B001101010,
eval,
output;
set address %B010101010,
eval,
output;
set address %B011010101,
eval,
output;
set address %B100101010,
eval,
output;
set address %B101101010,
eval,
output;
set address %B110101010,
eval,
output;
set address %B111010101,
eval,
output;
    
```

End of script - Comparison ended successfully

Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\RAM4K.hdl

File View Run Help

Chip Name: RAM4K (Clocked) Time: 81

Input pins		Output pins	
Name	Value	Name	Value
in[16]	21845	out[16]	21845
load	0		
address[12]	3925		

Internal pins	
Name	Value
loadb	0
loadc	0
loadd	0
loade	0
loadf	0
loadg	0
loadh	0
outa[16]	21845
outb[16]	21845
outc[16]	21845
outd[16]	21845
oute[16]	21845
outf[16]	21845
outg[16]	21845
outh[16]	21845

```

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load, sel=address[9..12],
        RAM512(in=in, load=loada, address=address[0..8], out=outa[16]),
        RAM512(in=in, load=loadb, address=address[0..8], out=outb[16]),
        RAM512(in=in, load=loadc, address=address[0..8], out=outc[16]),
        RAM512(in=in, load=loadd, address=address[0..8], out=outd[16]),
        RAM512(in=in, load=loade, address=address[0..8], out=oute[16]),
        RAM512(in=in, load=loadf, address=address[0..8], out=outf[16]),
        RAM512(in=in, load=loadg, address=address[0..8], out=outg[16]),
        RAM512(in=in, load=loadh, address=address[0..8], out=outh[16])
}
    
```

```

set load 1,
set address %B111101010101,
set in %B0101010101010101,
tick,
output,
tock,
output;

set load 0,
set address %B000101010101,
tick,
output;
tock,
output;
set address %B001101010101,
eval,
output;
set address %B010101010101,
eval,
output;
set address %B0110101010101,
eval,
output;
set address %B10010101010101,
eval,
output;
set address %B10110101010101,
eval,
output;
set address %B11010101010101,
eval,
output;
set address %B111010101010101,
eval,
output;
    
```

End of script - Comparison ended successfully

Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\RAM16K.hdl

File View Run Help

Chip Name: **RAM16K (Clocked)** Time: **81**

Input pins		Output pins	
Name	Value	Name	Value
in[16]	21845	out[16]	21845
load	0		
address[14]	15701		

**HDL**

```
CHIP RAM16K {
    IN in[16], load, address[14];
    OUT out[16];

    PARTS:
    DMux4Way(in=load, sel=address[12..
    RAM4K(in=in, load=loada, address=a
    RAM4K(in=in, load=loadb, address=a
    RAM4K(in=in, load=loadc, address=a
    RAM4K(in=in, load=loadd, address=a
    Mux4Way16(a=outa, b=outb, c=outc,
}
```

**Internal pins**

Name	Value
loada	0
loadb	0
loadc	0
loadd	0
outa[16]	21845
outb[16]	21845
outc[16]	21845
outd[16]	21845

```
set load 1,
set address $B11110101010101,
set in $B0101010101010101,
tick,
output,
tock,
output;

set load 0,
set address $B0001010101010101,
tick,
output;
tock,
output;
set address $B0011010101010101,
eval,
output;
set address $B0101010101010101,
eval,
output;
set address $B0111010101010101,
eval,
output;
set address $B1001010101010101,
eval,
output;
set address $B10101010101010101,
eval,
output;
set address $B1101010101010101,
eval,
output;
set address $B1111010101010101,
eval,
output;
```

End of script - Comparison ended successfully

Hardware Simulator (2.5) - C:\Users\dannydevilbiss\IdeaProjects\cs220\HW03\PC.hdl

File View Run Help

Chip Name: **PC (Clocked)** Time: **15**

Input pins		Output pins	
Name	Value	Name	Value
in[16]	22222	out[16]	0
load	0		
inc	0		
reset	1		

**HDL**

```
CHIP PC {
    IN in[16], load, inc, reset;
    OUT out[16];

    PARTS:
    Inc16(in=regout, out=plusone);
    Mux16(a=false, b=plusone, sel=ir
    Mux16(a=incout, b=in, sel=load,
    Mux16(a=loadout, b=false, sel=re
    Or(a=load, b=reset, out=loadorre
    Or(a=loadorreset, b=inc, out=loa
    Register(in=toload, load=loa
    Or16(a=regout, b=regout, out=out
}
```

**Internal pins**

Name	Value
regout[16]	0
plusone[16]	1
incout[16]	0
loadout[16]	0
toload[16]	0
loadorreset	1
loadflag	1

```
// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/PC.tst

load PC.hdl,
output-file PC.out,
compare-to PC.cmp,
output-list time$1.4.1 in$D1.6.1 reset$B2.1.2 load$B2.1.2 inc$B2.1.2 o

set in 0,
set reset 0,
set load 0,
set inc 0,
tick,
output;

tock,
output;

set inc 1,
tick,
output;

tock,
output;

set in ~32123,
tick,
output;

tock,
output;

set load 1,
tick,
```

End of script - Comparison ended successfully