

IA Scheme (IA) and ISE syllabus – 2025-26

Branch	EXTC		Year	SY BTech
Academic year:	July 2025 – Nov. 2025		Course Code and Name	Digital Logic Design 216U03C303
Semester:	III			
Faculty In-charge	Mrs. Jyoti Varavadekar			

Distribution of 20 Marks	The student will be evaluated based on two tasks of 20 marks each. If any of the tasks given is not completed / submitted / shown / evaluated then the marks assigned for that task will be zero. 1. Assignment for problems solving (10 marks): There will be written individual assignment be submitted as per instructions. 2. Quiz (10 marks): Mode of conduction and details will be informed in advance. For late submission of the assignment (Task1) student can submit within a week but maximum marks will be 6 marks out of 10. Schedule of IA1 and IA2 along with the method of execution will be informed in advance.				
Sr. no	Task	Description of task	Schedule	CO Mapped	Weightage
1	Assignment	Questions solving as per the given syllabus Based on Module 1,2	Last week of September	CO1,2,3,	10 marks
2	Quiz	Online Quiz based on Module No.1,2,3,4	October 3 rd week	CO1,2,3, 4	10 marks

ISE Syllabus:

Module	CO Mapping
1. Fundamentals of Digital design (1.1 to 1.3)	CO1
2. Combinational Logic Circuits (2.1 to 2.5)	CO1, CO2,CO3
3.1 Flip flops (3.1)	CO4

Date: 14/07/2025

Faculty In-charge

Jyoti Varavadekar

Course Outcomes (CO): At the end of successful completion of the course the student will be able to:

- CO1.** Understand fundamentals of number systems, codes and arithmetic operations.
- CO2.** Minimize logic functions using different techniques and represent using logic gates.
- CO3.** Implement combinational logic circuits and their applications using various devices.
- CO4.** Design and implement sequential logic circuits and their applications.
- CO5.** Understand principle of data converters.