Skip to content
Permalink
master
Switch branches/tags

Name already in use

A tag already exists with the provided branch name. Many Git commands accept both tag and branch names, so creating this branch may cause unexpected behavior. Are you sure you want to create this branch?
Go to file
 
 
Cannot retrieve contributors at this time
/*
* Copyright (c) 2013, The DDK Project
* Dmitry Nedospasov <dmitry at nedos dot net>
* Thorsten Schroeder <ths at modzero dot ch>
*
* All rights reserved.
*
* This file is part of Die Datenkrake (DDK).
*
* "THE BEER-WARE LICENSE" (Revision 42):
* <dmitry at nedos dot net> and <ths at modzero dot ch> wrote this file. As
* long as you retain this notice you can do whatever you want with this stuff.
* If we meet some day, and you think this stuff is worth it, you can buy us a
* beer in return. Die Datenkrake Project.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE DDK PROJECT BE LIABLE FOR ANY DIRECT,
* INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*
* Module:
* Description:
*/
`define CH1_BASE 4'h0 // Address 0x0X
`define CH2_BASE 4'h1 // Address 0x1X
`define CH3_BASE 4'h2 // Address 0x2X
`define CH4_BASE 4'h3 // Address 0x3X
`define CH5_BASE 4'h4 // Address 0x4X
`define CH6_BASE 4'h5 // Address 0x5X
`define CH7_BASE 4'h6 // Address 0x6X
`define CH8_BASE 4'h7 // Address 0x7X
`define CLKA_BASE 4'h8 // Address 0x8X
`define CLKB_BASE 4'h9 // Address 0x9X
`define CLKC_BASE 4'hA // Address 0xAX
`define CLKD_BASE 4'hB // Address 0xBX
/*************************
Krake Port Definitions
*************************/
`define PORT_STATUS 4'h0 // (r/w) Port status
`define PORT_CONF 4'h1 // (r/w) Peripheral configuration register
`define PORT_PIN0_CONF 4'h2 // (r/w) Output clocks
`define PORT_PIN1_CONF 4'h3 // (r/w) Output clocks
`define PORT_PIN2_CONF 4'h4 // (r/w) Output clocks
`define PORT_PIN3_CONF 4'h5 // (r/w) Output clocks
`define PORT_PIN4_CONF 4'h6 // (r/w) Output clocks
`define PORT_PIN5_CONF 4'h7 // (r/w) Output clocks
/********************
CLK Configuration
********************/
`define CLK_GEN_STATUS 4'h0 // (r/w) Frequency generator status
`define CLK_GEN_DIV 4'h1 // (r/w) Frequency generator period