

Hw 3. (CSE3000)

20181256 김도현.

1. [40 points]

A small 16-bit address space special-purpose processor may be equipped with one of two tiny direct-mapped caches, C1 or C2, each of which has a total capacity of 64 bytes. C1 has a blocksize of 4 bytes (which corresponds to the size of an integer on this system) while C2 has a blocksize of 16 bytes.

(a) What are the cache parameters (m, C, B, E, S, t, s, b) for C1 and C2?

(b) Consider that the following sequence of addresses are read, (where the size of the data path equals the blocksize): BA00, BA04, AA08, BA05, AA14, AA11, AA13, AA38, AA09, AA0B, BA04, AA2B, BA05, BA06, AA09, AA11.

For each cache option, specify which references are hits and which are misses, and show the final data content of the cache.

many address size. $C=BES$. $2^E=S$ $2^B=B$.
 (a) C1. \rightarrow m C B E S t s b.
 16 64 4 1 16 10 4 2
 address 16-bit
 direct \rightarrow line 4m $\rightarrow E=1$ block size \rightarrow 4 bytes.
 Capacity \rightarrow 64 byte.
 $C=BES$
 many address size. $2^E=S$ $2^B=B$.
 C2. \rightarrow m C B E S t s b.
 16 64 16 1 4 10 2 4
 address 16-bit
 direct \rightarrow line 4m $\rightarrow E=1$ block size \rightarrow 16 bytes
 Capacity \rightarrow 64 byte.

(b) C1. m C B E S t s b.
 16 64 4 1 16 10 4 2
 BA00 \rightarrow 1011 1010 0000 0000. M
 BA04 \rightarrow 1011 1010 0000 0100. M
 AA08 \rightarrow 1010 1010 0000 1000. M
 BA09 \rightarrow 1011 1010 0000 0101. H
 AA14 \rightarrow 1010 1010 0001 0100. M
 AA11 \rightarrow 1010 1010 0001 0001. M
 AA13 \rightarrow 1010 1010 0001 0011. H
 AA38 \rightarrow 1010 1010 0011 1000. M
 AA09 \rightarrow 1010 1010 0000 1001. M
 AA0B \rightarrow 1010 1010 0000 1011. H
 BA04 \rightarrow 1011 1010 0000 0100. H
 AA2B \rightarrow 1010 1010 1010 1101. M
 BA05 \rightarrow 1011 1010 0000 0101. H
 BA06 \rightarrow 1011 1010 0000 0110. H
 AA09 \rightarrow 1010 1010 0000 1001. H
 AA11 \rightarrow 1010 1010 0001 0001. H

valid bits. tag bits.

Set 0 | 1011/101000
 Set 1 | 1011/101000
 Set 2 | 1010/101000
 Set 3
 Set 4 | 1010/101000
 Set 5 | 1010/101000
 Set 6

Cache			
*BA00	*BA01	*BA02	*BA03
*BA04	*BA05	*BA06	*BA07
*AA08	*AA09	*AA0A	*AA0B
*AA10	*AA11	*AA12	*AA13
*AA14	*AA15	*AA16	*AA17

Set 10 | 1010/101000

*AA28	*AA29	*AA2A	*AA2B
-------	-------	-------	-------

Set 14 | 1010/101000

*AA38	*AA39	*AA3A	*AA3B
-------	-------	-------	-------

(b) $C_2 \rightarrow m \quad C \quad B \quad E \quad S \quad t \quad s \quad b$
 16 64 16 1 4 10 2 4

	t	s	b	
0BA00 \rightarrow	1011	1010	00 00 00 00	M
BA04 \rightarrow	1011	1010	00 00 01 00	M
AA08 \rightarrow	1010	1010	00 00 10 00	M
BA09 \rightarrow	1011	1010	00 00 01 01	M
AA14 \rightarrow	1010	1010	00 01 01 00	M
AA11 \rightarrow	1010	1010	00 01 00 01	H
AA13 \rightarrow	1010	1010	00 01 00 11	H
AA38 \rightarrow	1010	1010	00 11 10 00	M
AA09 \rightarrow	1010	1010	00 00 10 01	M
AA08 \rightarrow	1010	1010	00 00 10 11	H
BA04 \rightarrow	1011	1010	00 00 01 00	M
AA2B \rightarrow	1010	1010	00 10 10 11	M
BA05 \rightarrow	1011	1010	00 00 01 01	H
BA06 \rightarrow	1011	1010	00 00 01 10	H
AA09 \rightarrow	1010	1010	00 00 10 01	M
AA11 \rightarrow	1010	1010	00 01 00 11	H

Cache Mts.

valid bit tag bits

Set 0 1 10101000 *AA00 - *AA0F

Set 1 1 1010101000 *AA10 - *AA1F

Set 2 1 1010110000 *AA20 - *AA2F

Set 3 1 1010111000 *AA30 - *AA3F

Content of the cache.

2. [40 points]

Given a cache with parameters little m = 32, little b = 8, little s = 8 and E = 4.

Assume that:

sizeof(element) = 8 bytes
 @x[256] = AAAA0000
 @y[256] = AABB0000
 @a[512] = AAAA8000
 @b[512] = AABB8000
 value1 and value2 are in registers

Use the code segment:

```
for i = 0 to 255
    value1 = x[i] * y[i]
    for j = 0 to 1
        value2 = a[i*2+j] + b[i*2+j]
```

- (a) Fully describe the cache in terms of the cache parameters discussed in class.
 (b) What is the hit rate for each of x, y, a and b?
 (c) What is the overall hit rate?
 (d) What are the cache contents after 1 iteration of the "i" loop?
 (e) What are the cache contents after the completion of the "i" loop?

t s b
 x AAAA 0000 0000 0000
 y AABB 0000 0000 0000
 a AAAA 1000 0000 0000
 b AABB 1000 0000 0000

(a) m C B E S t s b.
 32 2¹⁸ 256 4 256 16 8 8

sizeof(element) = 8 byte. (2⁸) (2⁸) (2⁸)

(b) Ask Get set Cache hit.

x[0] x[0-31] 0 M

y[0] y[0-31] 0 M

x[32] x[32-63] 1 M

x[256] x[256-255] 0 M

y[256] y[256-255] 0 M

a[0] a[0-31] 128 M line 1

b[0] b[0-31] 128 M line 2

a[17] a[0-31] 128 H line 1

b[17] b[0-31] 128 H line 2

a[32] a[32-63] 129 M line 1

a[480] a[480-511] 143 M line 1

b[480] b[480-511] 143 M line 2

(c) i=0.

x: M, y: M

j=0, 1
 M, M H, H

i=1

H, H

i=15

j=30, 31
 M, M

i=16

j=32, 33
 M, M

i=31

j=62, 63
 H, H

$$1 - \frac{6}{32 \times 2 + 64 \times 2} = 1 - \frac{6}{64 + 128} = 1 - \frac{6}{192} = 1 - \frac{1}{32} = \frac{31}{32}$$

(d) x[0-31]

y[0-31]

a[0-31]

b[0-31]

(e) x[0-255]

y[0-255]

a[0-511]

b[0-511]

(d) Set 0 \rightarrow X[0-31] line 1
 Set 0 \rightarrow Y[0-31] line 2
 Set 128 \rightarrow a[0-31] line 1
 Set 128 \rightarrow a[0-31] line 2

more
 detail.

(e) Set 0 \rightarrow X[0-31] line 1
 Set 0 \rightarrow Y[0-31] line 2
 Set 1 \rightarrow X[32-63] line 1
 Set 1 \rightarrow Y[32-63] line 2
 ⋮
 Set 11 \rightarrow X[224-255] line 1
 Set 11 \rightarrow Y[224-255] line 2

Set 128 \rightarrow a[0-31] line 1
 ↘
 b[0-31] line 2
 ⋮
 Set 143 \rightarrow a[480-511] line 1
 ↘
 b[480-511] line 2

3. [20 points]

Which of the following cache hierarchies will provide better AMAT?

Hierarchy A	hit time (cycles)	hit rate	Hierarchy B	hit time (cycles)	hit rate
L1 cache	2	25%	L1 cache	2	50%
L2 cache	10	80%	L2 cache	5	65%
L3 cache	80	95%	L3 cache	20	80%
Main memory	500		Main memory	500	

A. $AMAT: 2 + 0.17(10 + 0.2(80 + 0.05(500))) = \frac{101}{4} = 25.25$

$$\begin{array}{r} 25 \\ \hline 105 \\ \hline 21 \\ \hline 31 \\ \hline 93 \\ \hline 4 \end{array}$$

B. $AMAT: 2 + 0.5(5 + 0.35(20 + 0.2(500))) = \frac{51}{2} = 25.5$

$$\begin{array}{r} 100 \\ \hline 120 \\ \hline 42 \\ \hline 47 \\ \hline 47 \\ \hline 2 \end{array} \quad \begin{array}{r} 1 \\ 12 \\ 35 \\ 60 \\ 36 \\ \hline 420 \end{array}$$

∴ A가 B보다 AMAT이 작기 때문에 B가 더 낫습니다.