
	HW3. ((S	E3080)											
	-												
	20181728 月2	છેતું .											
,	<ol> <li>[40 points]</li> <li>small 16-bit address space wo tiny direct-mapped caches</li> </ol>												
l S	bytes. C1 has a blocksize of 4 system) while C2 has a blocks	bytes (which corresp size of 16 bytes.	onds to the size	of an integer									
	<ul> <li>a) What are the cache param</li> <li>b) Consider that the following data path equals the blocksize</li> </ul>	sequence of address	ses are read, (wh	ere the size	of the								
í	AA09, AA0B, BA04, AA2B, BA For each cache option, specif	NO5, BA06, AA09, AA which references ar	11.		and	0 -							
. 5	show the final data content of	the cache.	dhes size.	C-B	ES.	\ J.=S	یک سرا	-B.					
	(a) C1	w C	B E	S	t :	s b	•						
		16 64	4 (	1 P	lo	4 2	-						
			1		~~~ tus	stb=m							
	addies 16-1			ا له م	že→4	مادا							
	Qued →	Jine 12m →	<del>-</del> 1 κ	)140t-71	76-A-	MAJES.							
	Canady →	64 hyte	(~=\d)	<i>FS</i>									
		_ wend a				/ 2 <sup>s</sup> =S	برد سرا	-B.					
	$C_1 \longrightarrow$	w C	B E	S	t :	ś b							
		16 64	16 1	4	10 3	2 4							
		,	1		~~~	~~ stb=m							
	address 16-1	nit .		<b></b> .									
	diect →	Jine 12n → 1	<u>-1</u>	dat	څهو ←	lbleyles							
	Capadit →	64 hyte											
								•					
(	b Ci. M	C B	E S	t	s b			tag!	. 2}50				
		64 4	1 16	, lo	Cade hit	•	√ali	d bids,		<u>ما</u> د ۲			
	(NBA00 → la	<del></del>	80 000		Oche Mo	•	Ý	$\sim$	<u>-</u> V-	(ache	<u>_ '                                   </u>		
	_				M	Set	0 1	101161000	*BA00	*BAOI	1×BHO2	KBB03	
	BA04 - 10				•	,set	1 (	10/11/10 00	* BA04	*3405	1 BA06	43A01)	
	0) ← 80AA		4 \		M	C++	0 1	10101.1000		AAVA	*AAOA	*AA.B	
	BA07 - 14		A .		Н				1				•
	AAI4 - l	00 000 00	0 ( 0)	0 0	M	+32		Calalala an	*1010	****	*AAJ2	40010	
	AAII → lo	00 010 00	01 00	01	M	Set	41	12/0/1000	TATO	*AA/I		"AA/3	•
	I - EIAA	ه ماما ماه	0100	1	H.	564	5 1	(0/0/010 00	1 AA 14	MAIS	*AA16	<i>H</i> A(1)	
	AAAA → le	olo lolo oo	11 10	٥٥	Μ	F9R	6						_
	AAOQ le				(1	•				<u>``</u>		· ·	/
	AAOB - (c	10 lolo 00	0) 00	1 1	H	<b>Se</b> 1	0	10/0 (0/0 00	FAA28	7AA29	ACAA	*AA2B	I
	1004 - 10	00 ole) 11.	)0 OG	D 0	Н		•		\	`			•
	AA2B - 16	00 olo	10 10	U	K/				17	•			
	BA05 → 10 BA06 → 10	oo ole	00 01	0	H H	264	141	10.101000	*M38	EAR*	9 PAAR	XAA3 A	<b>,</b>
	BA06 → (C AA99 → (C			01	н				·		1 1 1 1 1 1		_
	100 - la			ر ا ص	Ä								



huse (cetail).	(d) Seto → X[o-31] line 1  Set vo → Y[o-31] line 2  Set vo → a[o-31] line 1  Set vo → a[o-31] line 2  (e) Seto → X[o-31] line 1	Set 128 → O[0-31] line 1 > 6[0-31] line 2
	Seto → Y[0-31] line2 Set 1 → ×[32-63] line1	" 6[0-31] line 2
	Let 1 -> > [32-13] line 2	Set (23 -> a[480-51] Linel
	Set ~ X[224-255] I'mel	> 6[Aforsin Lines
	Set) -1 Y[224-255) Line2	

## 3. [20 points]

Which of the following cache hierarchies will provide better AMAT?

Hierarchy A	hit time (cycles)	hit rate	Hierarchy B	hit time (cycles)	hit rate
L1 cache	2	25%	L1 cache	2	50%
L2 cache	10	80%	L2 cache	5	65%
L3 cache	80	95%	L3 cache	20	80%
Main memory	500		Main memory	500	

