
INTRODUCTION TO DIGITAL SYSTEM DESIGN

Handong Global University

Tyeps of ASICs



Full-Custom ASICs: Possibly all logic cells and all mask layers customized

Semi-Custom ASICs: all logic cells are pre-designed and some (possibly all) mask layers customized



Tyeps of ASICs

- Standard cell
 - Designer uses a library of standard cells
 - Design time can be much faster than full custom.
 - Manufacturing cost is the same as that of full custom.
- Gate Array
 - Designer uses a library of standard cells. The design is mapped onto an array of transistors which is already created on a wafer.
 - A routing tool creates the masks and customizes the precreated gate array for the user's design.
 - Fabrication costs are cheaper than standard cell, and fabrication time can be very short.



Characteristics of ASICs

- □ In 2010
 - □ Die area 2.5x2.5 cm
 - Voltage: 0.6V
 - Technology: 0.07μm

	Density (Mgates/cm²)	Max. Ave. power (W/cm²)	Clock Rate (3 GHz)
Custom	25	54	3
Std. Cell	10	27	1.5
Gate Array	5	18	1
FPGA	0.4	4.5	0.25




Programmable Logic Devices

PLD (Programmable Logic Device)

- Many types of PLDs
 - PAL: Programmable Array Logic
 - PLA: Programmable Logic Array
 - ROM: Read Only Memory
 - CPLD: Complex PLD
 - FPGA: Field Programmable Gate Array




PAL




$$f_1 = x_1x_2x_3' + x_1'x_2x_3$$

 $f_2 = x_1'x_2' + x_1x_2x_3$






PLA






ROM

A ROM has a fixed AND plane and a programmable OR plane.





PAL with macrocell function






CPLD

- SPLDs (PLA, PAL) are limited in size due to the small number of input and output pins and the limited number of product terms
- CPLDs contain multiple circuit blocks on a single chip
 - Each block is like a PAL: PAL-like block
 - Connections are provided between PAL-like blocks via an interconnection network that is programmable
 - Each block is connected to an I/O block as well



Structure of CPLD






Internal structure of CPLD

Includes macrocells

- Fixed OR planes
- XOR gates provide negation ability
 - XOR has a control input






FPGA (Field Programmable Gate Array)

- SPLDs and CPLDs are relatively small and useful for simple logic devices
 - Up to about 20000 gates

- FPGAs can handle larger circuits
 - No AND/OR planes
 - Provide logic blocks, I/O blocks, and interconnection wires and switches
 - Logic blocks provide functionality
 - Interconnection switches allow logic blocks to be connected to each other and to the I/O pins




Structure of FPGA





Xilinx FPGA: Spartan 3E

Structure




IOB: IO Block, CLB: Configurable Logic Block, DCM: Digital Clock Manager



Spartan 3E: CLB structure


□ 4 slices/CLB






Spartan 3E: Slice structure

- Each slice contains two sets of the following:
 - Four-input LUT(look-up table)
 - Any 4-input logic function,
 - or 16-bit x 1 sync RAM (SLICEM only)
 - or 16-bit shift register (SLICEM only)
 - Carry & Control
 - Fast arithmetic logic
 - Multiplier logic
 - Multiplexer logic
 - Storage element
 - Latch or flip-flop
 - Set and reset
 - True or inverted inputs
 - Sync. or async. control





Spartan 3E: Slice structure






LUT

□ Ex.: 2-input LUT


X ₁	X_2	f
0	0	1
0	1	0
1	0	0
1	1	1





Spartan 3E: Distributed RAM

- CLB LUT configurable as Distributed RAM
 - A single LUT equals 16x1 RAM
 - Two LUTs Implement Single and Dual-Port RAMs
 - Cascade LUTs to increase RAM size



VLSI Design

- VLSI Design process:
 - An iterative process that refines an idea to a device (through the design abstraction).

- What does the device do?
- How fast does it need to operate? (speed constraint)
- How much power will it consume? (power constraint)
- How big will it be? (area constraint)




VLSI Design

Abstraction

- A very effective means of dealing with design complexity.
- Creating a model at a higher level of abstraction involves replacing detail at the lower level with simplifications.

Abstraction hierarchy

 A set of interrelated representation levels that allow a system to be represented in varying amount of detail






Digital Design

Examples of Structural Domain


Example of ARM processor and sub-modules






Examples of Structural Domain

□ RTL




Gate level






Examples of Structural Domain

Transistor Level



Mask





Detailed Design

- Choose the design entry method
 - Schematic
 - Intuitive & easy to debug
 - Not portable
 - Poor designer productivity (gates/time)
 - HDL (Hardware Description Language), e.g. Verilog, VHDL, SystemC
 - Requires some experience, harder to debug
 - Descriptive & portable
 - Easy to modify
 - Greater productivity
 - Mixed HDL & schematic



- Functional simulation
 - To verify the functionality of your design only
 - Preparation for simulation
 - Generate simulation patterns
 - Waveform entry
 - HDL testbench
 - Generate simulation netlist
 - Simulation results
 - Waveform display
 - Text output
 - Self-checking testbench
 - Challenge
 - Sufficient & efficient test patterns



HDL Synthesis

- Synthesis = Translation + Optimization
 - Translate HDL design files into gate-level netlist
 - Optimize according to your design constraints
 - Area constraints
 - Timing constraints
 - Power constraints

Main challenges

- Learn synthesizable coding style
- Use proper design partitioning for synthesis
- Specify reasonable design constraints
- Use HDL synthesis tools efficiently



Design implementation

- Implementation flow
 - Netlist merging, flattening, data base building
 - Design rule checking
 - Logic optimization
 - Block mapping & placement
 - Net routing
 - Configuration bitstream generation (FPGA only)
 - Scan flip-flop insertion (ASIC only)
- Implementation results
 - Design error or warnings
 - Device utilization (FPGA)
 - Die size (ASIC)
 - Timing reports
- Challenge
 - How to reach high performance & high utilization implementation?



FPGA Design Flow

Design Flow in ASIC vs FPGA





- ASIC and FPGA design and implementation methodologies differ moderately
 - Xilinx FPGAs provide for reduced design time and later bug fixes
 - No design for test logic is required
 - Deep sub-micron verification is done
 - No waiting for prototypes



Design Flow Comparison










Advanced FPGA Tool Flow



- Equivalency checking
 - Synopsys Formality
- Floorplanning and layout
 - Synopsys Amplify (physical synthesis)
 - Xilinx Floorplanner or PlanAhead TM software
- Static timing analysis
 - Synopsys PrimeTime
- Calculating power use
 - Xilinx XPower
- Edit routing and placement
 - Xilinx FPGA Editor






FPGA Implementation



- Create HDL
 - Optimized for Xilinx FPGAs and performance
- Synthesis
 - XST, Synopsys, Mentor
 - Pushbutton flow with scripting capabilities
- Place & route
 - Completed by the user
 - Xilinx implementation tools –ISE® software
 - Pushbutton flow, scripting capabilities






FPGA Verification



- Three key verification points for FPGA implementation
 - Behavioral simulation
 - Post-place & route static timing analysis
 - Download and verify in circuit
- Post-synthesis gate-level simulation and post-place & route timing simulations can be done for production sign off
 - Post-place & route timing simulations are also often done to verify board- and systemlevel timing






In-Circuit Verification Tools

- □ ChipScopeTM Pro software Integrated Logic Analysis (ILA) provides in-circuit logic verification through the dedicated JTAG pins
 - No need for extra headers
 - The ChipScope Pro software is a standalone tool for logic analysis
 - Data channels from 1 to 256; sample sizes from 256 to 4096








Floorplanning and Layout

The Floorplanner utility
 and PlanAhead software
 are used for design
 layout








Xilinx XPower

- XPower is used to estimate the power consumption and junction temperature of your FPGA
 - Reads an implemented design (NCD file) and timing constraint data
 - You supply activity rates, clock frequencies, capacitive loading on output pins, power supply data, and ambient temperature
 - You can also supply design activity data from simulation (VCD file)





Summary

- FPGAs provide for reduced design time and later bug fixes
 - No design for test logic is required
 - Deep sub-micron verification has been completed
 - No waiting for prototypes
 - Firmware development starts sooner in the design cycle for the FPGA design flow
 - Faster production ramp up
- Xilinx provides powerful tools for advanced control over implementation
- The Xilinx ChipScope Pro software tool provides powerful in-circuit verification

