

EC571: Digital VLSI Circuit Design

Homework 2 – Fall 2026

Total: 100 points

Due: Oct 2, 11:59 pm ET

General Instructions

Show all reasoning. A final numerical answer without intermediate steps will receive limited credit. For every transistor-model problem, clearly state the operating-region assumptions you are using and verify that your final answer is consistent with those assumptions.

You may use calculators, notes, and lecture slides. You may use AI tools only for concept review. You may not use AI tools to produce final derivations, final numerical answers, or final written explanations. At the end of your submission, include a one-sentence AI-use disclosure.

Question 1: MOS Operating-Region Classification and Model Consistency [20 points]

An NMOS transistor has:

$$V_T = 0.35V, \quad V_{DD} = 1.0V.$$

Assume the source and body are tied to ground. For each bias point below, define:

$$V_{GT} = V_{GS} - V_T.$$

Use the following two-region model:

- If $V_{GT} \leq 0$, the device is OFF.
- If $V_{GT} > 0$ and $V_{DS} < V_{DSAT}$, the device is in the linear/resistive region.
- If $V_{GT} > 0$ and $V_{DS} \geq V_{DSAT}$, the device is in saturation.

For a long-channel model, assume:

$$V_{DSAT} = V_{GT}.$$

For a velocity-saturated short-channel model, assume:

$$V_{DSAT} = \min(V_{GT}, 0.45V).$$

The bias points are:

Case	V_{GS}	V_{DS}
1	0.25 V	0.8 V
2	0.55 V	0.1 V
3	0.70 V	0.4 V
4	0.90 V	0.4 V
5	1.00 V	0.8 V

- (a) **Long-channel classification.** For each case, compute V_{GT} , V_{DSAT} , and classify the region of operation using the long-channel model. **[5 points]**

- (b) **Short-channel classification.** Repeat part (a) using the velocity-saturated short-channel model. **[5 points]**

- (c) **Model disagreement.** Identify any cases where the long-channel and short-channel models give different operating-region classifications. Explain physically why those disagreements occur. [4 points]

- (d) **Design implication.** Suppose this transistor is used as the pull-down device in an inverter. Explain how early velocity saturation changes the intuition that the drain current keeps increasing quadratically with V_{GS} . [3 points]

- (e) **Critical thinking.** A student says: “If V_{DS} is large, the transistor must always be saturated.” Is this statement correct? Give a precise counterexample or qualification using one of the cases above. **[3 points]**

Question 2: Extracting Transistor-Model Parameters from Measured Data [20 points]

You are given measured I_D values for an NMOS transistor with $V_{DS} = 1.0V$. The source and body are tied to ground.

V_{GS}	Measured I_D
0.30 V	0.0 μA
0.40 V	2.0 μA
0.50 V	8.0 μA
0.60 V	18.0 μA
0.70 V	32.0 μA
0.80 V	48.0 μA
0.90 V	64.0 μA
1.00 V	80.0 μA

You are asked to determine whether this data is better described by a long-channel quadratic model or a short-channel velocity-saturated model.

- (a) **Threshold estimate.** Estimate the threshold voltage V_T from the data. Explain your method. [4 points]

- (b) **Quadratic-model test.** Assume the long-channel saturation model:

$$I_D = K(V_{GS} - V_T)^2.$$

Using your estimated V_T , compute K from the data point at $V_{GS} = 0.60V$. Then use that value of K to predict I_D at $V_{GS} = 1.00V$. Compare your prediction against the measured value. **[4 points]**

- (c) **Linear-model test.** Assume a velocity-saturated approximation:

$$I_D = K_v(V_{GS} - V_T).$$

Using your estimated V_T , compute K_v from the data point at $V_{GS} = 0.80V$. Then use that value of K_v to predict I_D at $V_{GS} = 1.00V$. Compare your prediction against the measured value. **[4 points]**

- (d) **Model selection.** Based on parts (b) and (c), which model better fits the high- V_{GS} portion of the data? Explain your reasoning quantitatively. [4 points]

- (e) **Engineering interpretation.** Suppose a designer uses the quadratic model to estimate delay improvement from increasing V_{DD} . Explain whether the designer is likely to overestimate or underestimate the speedup for this device. Justify your answer. [4 points]

Question 3: CMOS Inverter Switching Threshold and Sizing [20 points]

A CMOS inverter operates at:

$$V_{DD} = 1.0V.$$

Use the simplified velocity-saturated current model at the switching threshold V_M . At $V_{in} = V_{out} = V_M$, assume both NMOS and PMOS are in velocity saturation and the magnitudes of their currents are equal.

Use:

$$\begin{aligned} I_{Dn} &= k_n W_n (V_M - V_{Tn}) \\ I_{Dp} &= k_p W_p (V_{DD} - V_M - |V_{Tp}|) \end{aligned}$$

where:

$$V_{Tn} = 0.30V, \quad |V_{Tp}| = 0.30V.$$

Assume:

$$k_n = 2k_p.$$

Let:

$$r = \frac{W_p}{W_n}.$$

- (a) **Derive V_M as a function of r .** Set $I_{Dn} = I_{Dp}$ and derive an expression for V_M in terms of r . **[5 points]**

(b) **Symmetric switching threshold.** Find the value of r required to make:

$$V_M = \frac{V_{DD}}{2}.$$

[4 points]

(c) **Sizing perturbation.** Compute V_M for:

$$r = 1, \quad r = 2, \quad r = 4.$$

Explain whether increasing W_p/W_n moves the VTC left or right.

[4 points]

- (d) **Noise-margin implication.** Assume two inverter designs have identical gain magnitude in the transition region but different V_M . Which design would you prefer if input-low noise is the dominant concern? Explain using NM_L and NM_H . [3 points]

- (e) **Process-variation interpretation.** Suppose process variation makes the NMOS stronger and the PMOS weaker. Predict the direction of the V_M shift and explain why. [4 points]

Question 4: Process Variation, Sizing, and Robust Inverter Design [20 points]

A CMOS inverter operates at:

$$V_{DD} = 1.0V.$$

Use the simplified velocity-saturated switching-threshold model:

$$I_{Dn} = k_n W_n (V_M - V_{Tn})$$

$$I_{Dp} = k_p W_p (V_{DD} - V_M - |V_{Tp}|)$$

At the switching threshold, assume the magnitudes of the NMOS and PMOS currents are equal.

For the nominal process:

$$V_{Tn} = 0.30V, \quad |V_{Tp}| = 0.30V$$

$$k_n = 2k_p.$$

Let:

$$r = \frac{W_p}{W_n}.$$

You are considering three inverter designs:

Design	W_n	W_p
A	1	1
B	1	2
C	1	3

Widths are normalized to a unit transistor width.

- (a) **Nominal switching threshold.** For each design A, B, and C, compute the nominal switching threshold V_M . Show your derivation. [5 points]

- (b) **Slow-NMOS / fast-PMOS corner.** Now consider a process corner where the NMOS becomes weaker and the PMOS becomes stronger:

$$k_n = 1.6k_p.$$

Thresholds remain:

$$V_{Tn} = 0.30V, \quad |V_{Tp}| = 0.30V.$$

Compute V_M for designs A, B, and C under this corner.

[4 points]

- (c) **Fast-NMOS / slow-PMOS corner.** Now consider the opposite process corner where the NMOS becomes stronger and the PMOS becomes weaker:

$$k_n = 2.6k_p.$$

Thresholds remain:

$$V_{Tn} = 0.30V, \quad |V_{Tp}| = 0.30V.$$

Compute V_M for designs A, B, and C under this corner.

[4 points]

(d) **Robustness metric.** For each design, compute the spread in switching threshold:

$$\Delta V_M = V_{M,\max} - V_{M,\min}$$

across the three cases:

1. nominal,
2. slow-NMOS / fast-PMOS,
3. fast-NMOS / slow-PMOS.

Which design has the smallest V_M spread? Which design gives the switching threshold closest to $V_{DD}/2$ under nominal conditions? **[4 points]**

(e) **Design recommendation.** Suppose this inverter is used at the input of a long chain of logic gates in a noisy environment. Which design would you choose? Your answer must discuss at least three of the following:

- nominal switching threshold,
- sensitivity to process variation,
- input capacitance,
- PMOS area penalty,
- rise/fall delay balance,
- noise-margin balance.

There may not be a single universally correct answer. Credit will depend on the quality of your reasoning. **[3 points]**

Question 5: MOS Capacitance, Miller Effect, and Effective Load [20 points]

A minimum-size NMOS transistor has:

$$W = 1\mu m, \quad L = 0.10\mu m.$$

Use the following capacitance parameters:

$$C_{ox} = 20 \text{ fF}/\mu m^2$$

$$C_0 = 0.25 \text{ fF}/\mu m$$

$$C_{\text{fringe}} = 0.20 \text{ fF}/\mu m$$

For diffusion capacitance, assume each diffusion terminal has:

$$C_{\text{diff}} = C_j L_S W + C_{jsw}(2L_S + W) + C_{jgate} W$$

with:

$$L_S = 0.15\mu m,$$

$$C_j = 1.0 \text{ fF}/\mu m^2,$$

$$C_{jsw} = 0.20 \text{ fF}/\mu m,$$

$$C_{jgate} = 0.10 \text{ fF}/\mu m.$$

Use the following capacitance model:

- Gate-channel capacitance is approximately zero in cutoff.
- In linear operation, total gate-channel capacitance is $C_{ox}WL$ and is split evenly between source and drain.
- In saturation, total gate-channel capacitance is $(2/3)C_{ox}WL$ and is assigned to the source side.
- Gate overlap capacitances are always present.
- Diffusion capacitance is always present.

(a) **Gate-channel capacitance by region.** Compute the total gate-channel capacitance C_{GC} in:

1. cutoff,
2. linear operation,
3. saturation.

For linear operation, state how the capacitance is split between source and drain. For saturation, state where the capacitance is assigned. [4 points]

(b) **Gate overlap and fringe capacitance.** Compute

$$C_{GSO}, \quad C_{GDO},$$

using:

$$C_{GSO} = C_{GDO} = C_0 W.$$

For fringe capacitance, assume that the given value

$$C_{\text{fringe}} = 0.20 \text{ fF}/\mu m$$

is the **total gate fringe capacitance per unit transistor width**, including both source-side and drain-side fringing fields combined. Compute the total fringe capacitance:

$$C_{\text{fringe, total}} = C_{\text{fringe}} W.$$

[4 points]

- (c) **Diffusion capacitance.** Compute C_{diff} for one diffusion terminal using the formula above. Then compute the total source-plus-drain diffusion capacitance. [4 points]

- (d) **Effective input capacitance with Miller effect.** Suppose this NMOS is the pull-down device of an inverter, and the inverter input makes a $0 \rightarrow V_{DD}$ transition while the output makes an opposite $V_{DD} \rightarrow 0$ transition. Assume the voltage gain during the transition is approximately:

$$A_v = -5.$$

Using the Miller approximation:

$$C_{GDO,\text{eff}} \approx C_{GDO}(1 - A_v),$$

compute the effective contribution of C_{GDO} to the input capacitance. Compare it to the physical C_{GDO} . [5 points]

- (e) **Design implication.** A student estimates inverter delay using only the explicit load capacitance at the output and ignores gate-drain capacitance. Explain why this can lead to an incorrect delay estimate, especially in the transition region of the VTC. **[3 points]**