Shani “Dill” De Silva, U14033199
Question 1G

Note: for verilog code, I am assuming built-in primitive gate outputs are always the 1st argument. (Source: https://chipverify.com/verilog/verilog-gate-level-modeling for documentation).

I kept a and c as inputs, despite them not being needed, as I thought the syntax of the inputs might already be defined.

This is a structural description, because it specifies the exact built-in operations, gates, and wires to be used and connected, allowing no room for xilinx-side interpretation.
==========

```
module exam_1g (out, a, b, c, d);
        input  a, b, c, d;
        output out;
        wire not_b, not_d, bd, notbnotd;

        not notb (not_b, b);
        not notd (not_d, d);
        and b_and_d (bd, b, d);
        and nb_and_nd (notbnotd, not_b, not_d);
        or bd_or_nbnd (out, bd, notbnotd);

endmodule
```