Shani “Dill” De Silva, U14033199
Question 1H

Note: for verilog code, using https://chipverify.com/verilog/verilog-assignments#continuous and https://coddy.tech/learn/verilog/fundamentals/continuous_assignment as reference for syntax.

I kept a and c as inputs, despite them not being needed, as I thought the syntax of the inputs might already be defined.

This is a behavioural description, as whenever b or d change, the output is updated immediately using maths terms instead of specified structural gates. The actual gate implementation is left to the simulator/synthesiser.
==========

```
module exam_1h (out, a, b, c, d);

        input wire a, b, c, d;
        output wire out;

        assign out = (b&d) | ((~b)&(~d));

end module
```