Shani “Dill” De Silva, U14033199
Question 1I

Note: for verilog code, using https://chipverify.com/verilog/verilog-always-block as reference for syntax.

I kept a and c as inputs, despite them not being needed, as I thought the syntax of the inputs might already be defined.

Like 1H, this is a behavioural description. Whenever b or d change, the output is updated immediately using maths terms instead of specified structural gates. The actual gate implementation is left to the simulator/synthesiser. However, this module uses an always block instead of an ‘assign’.
==========

```
module exam_1h (out, a, b, c, d);

        input wire a, b, c, d;
        output reg out;

        always @(b or d) begin
                out = (b&d) | ((~b)&(~d));
        end

end module
```