Shani “Dill” De Silva, U14033199
Question 1J (references 1H)

Note: for verilog code, using https://chipverify.com/verilog/verilog-combinational-logic-assign as reference for syntax.

I kept a and c as inputs, despite them not being needed, as I thought the syntax of the inputs might already be defined.
==========
1H code:

```
module exam_1h (out, a, b, c, d);

        input wire a, b, c, d;
        output wire out;

        assign out = (b&d) | ((~b)&(~d));

end module
```
==========

To make 1H unsynthesizable, without using delays or syntax errors, I could split up the OR statement to double-drive the out-wire; I suspect that the synthesizer would have an issue with the two outputs on one wire even if technically it could be done?

```
module exam_1j (out, a, b, c, d);

        input wire a, b, c, d;
        output wire out;

        assign out = (b&d);
        assign out =  (~b)&(~d);

end module
```