
Shani 'Dill' De Silva


U14053199

Q4 #1


AND syntax = input input output I am assuming? not primitive gate or order would be wrong and uppercase letters would be wrong. only one error.



#2



#3 condition? true:false.



Typos:


data0 doesn't exist - should be data_0.

mux-out (hyphen) won't work - assuming it outputs mux_out.


Q4, cont

#4

Shani "Dill" DeSilva
U1140331 99



#5



(To be quite honest I'm not sure which part of the code → Diagram was wrong)

Q4, cont) The 5 paper questions & answers have been typed & will be inserted.

Q5 all of Q5 is typed and will be inserted as my hands are not doing good (accommodation stuff I am very sorry)

Shani "Bill" DeSilva

U140331 99