

EC551 – Advanced Digital Design with Verilog and FPGAs

Fall 2026 – Prof. Douglas Densmore

Syllabus Confirmation – **DUE 9/15/26 at the beginning of class**

I understand that all HW is due outside of CILSE 403, submitted to Gradescope, or in class **before** the beginning of the class (**1:30pm sharp**) on the date specified in the syllabus. Programs are due at **11:59pm via GitHub** to the course staff on the dates specified in the syllabus. There are **no exceptions or extensions** to this outside of documented medical emergencies or unplanned University closures.

I also understand that grading in this course is based largely on a team project which has subjective aspects to it (code quality, presentation value, documentation rigor, live demo, etc.). My standing relative to other students is taken into account during the overall grading process as well.

I further understand that for any work generated by AI, I am expected to understand that material and may be called upon to explain it. Failure to appropriately explain, cite, and credit such AI work may result in a “zero” for the assignment. Repeated violations may result in the failure of the class. I have read the AI policy in the syllabus.

If I have any questions about my performance in this class, I will talk to Prof. Densmore at least **one month** before the end of the semester.

I have read the syllabus and have no unanswered questions regarding any of the material outlined in the syllabus.

Print Name

Signature

Date