

EC 551 – Advanced Digital Design with Verilog and FPGAs

Lecture 3 Sequential Logic Design

Prof. Douglas Densmore

Announcements

- Syllabus Confirmation Sheet Due **9/15**
- FPGA Tutorial out next week
- HW1 out next week

Sequential Logic Topics

- Timing diagrams/waveforms
- SR latches, D-latches, D flip flop
- FSM Creation
 - Mealy vs. Moore Machines
- FSM State Transition Verification
 - Exhaustive and Complete Transitions
- FSM State Encoding

- We'll go over in class
- Review in preparation for the take home worksheet

Next Time

- Quiz review and combinational and sequential logic wrap up.
- 9/17 - **Verilog** - Structural Verilog and Hierarchy Lecture (e.g. Verilog 101)

Questions?