Distributed systems

Author: Daria Shutina

Distributed systems

23-09-12

Amdahl's Law

Mutual exclusion

Remote memory references (RMRs)

Peterson's lock

n-process tournament tree

Bakery algorithm

23-09-19

Abstractions

Implementing an object

Correctness

Runs and properties

Histories

Linearizability (atomicity)

Linearizable composition

Linearizability is nonblocking

23-09-12

This course is about distribute computing: independent processes that communicate.

One of the key characteristics is concurrency. Single-processor performance does not improve. But we can add more cores and run code concurrently.

Amdahl's Law

The **speedup** is the ratio between the sequential time and the parallel time taken for executing a task.

- p fraction of the work that can be done in parallel
- $\it n$ number of processors
- ${\cal S}$ the maximum speedup measures how much faster the program becomes when parallel processing is applied.

$$S = \frac{1}{1-p+\frac{p}{n}} < \frac{1}{1-p}$$

For example, if 90% of a program can be parallelized (p=0.9), and you have 10 processors (n=10), Amdahl's Law would indicate that the maximum speedup achievable is approximately 5.26 times faster than the sequential execution:

$$S = \frac{1}{0.1 + \frac{0.9}{10}} = 5.26$$

Mutual exclusion

A **critical section** (CS) is code that must be executed by only one thread or process at a time. **Mutual exclusion** is a technique that ensures that only one process gets access to CS (mutexes are used to implement it).

- deadlock-freedom: **at least one** process eventually enters its CS. It means that the system prevents deadlocks from occurring. One common approach to achieve deadlock-freedom is to require that threads always acquire mutexes in a specific order.
- starvation-freedom: **every** process eventually enters its CS. It means that the system ensures that no thread or process is continuously blocked from making progress.

Remote memory references (RMRs)

Remote memory references can access data that is stored in a location physically distant from the device which needs to manipulate that data.

Data can be distributed across multiple servers or nodes for scalability or fault tolerance. RMRs are crucial for enabling communication and data sharing among components that are physically separated.

How to measure complexity of the distributed algorithm, where processes may need to busy-wait? *Amount of RMRs is a more realistic measure*.

Peterson's lock


The algorithm is used to coordinate access of two processes to a shared resource. It relies on two shared variables called turn and flag.

Peterson's lock: 2 processes

```
bool flag[0]
                            = false;
             bool flag[1]
                            = false;
             int turn;
P0:
                                   P1:
flag[0] = true;
                                   flag[1] = true;
turn = 1;
                                   turn = 0;
while (flag[1] and turn==1)
                                   while (flag[0] and turn==0)
          // busy wait
                                              // busy wait
// critical section
                                   // critical section
\ensuremath{//} end of critical section
                                   // end of critical section
flag[0] = false;
                                   flag[1] = false;
```

Proof for safety:

We know that the last write operation (before entering the critical section) was changing the turn variable. Assume it was P0 process who assigned 1 to turn:



Then there are only read operations before entering the critical section, which means values of turn and flag variables do not change. flag[0] and turn==0 condition turns out to be true, and P1 enters the critical section. flag[1] and turn==1 is false, and P0 waits for P1 to finish.

Attempts to change the code:

- 1. Each process assign another process's ID to turn variable. If the process assigns its own ID to turn, then both processes will enter the critical section.
- 2. If we change the sequence of commands <code>flag[0]=true</code> and <code>turn=1</code>, then both processes will enter the critical section.

Peterson's lock: N ≥ 2 processes

We can understand level array as an array of waiting rooms: there can be zero or one process waiting in one room. And waiting[m] = i means the process i is waiting in the room m.

When the process i wants to enter the critical section, for every m, it first enters the room m (level[i] = m). Then we mark that there is a process waiting in room m (waiting[m] = i).

In simple words, the process i enters the critical section only when <code>level[i]</code> appears to be the maximum value in the <code>level</code> array. After <code>N-1</code> iterations, only one process satisfies this condition.

Proof for safety:

If processes are at the different stage of iteration over m, they cannot enter the critical section simultaneously, since the first condition of the while-loop will be true for the process with the lower m value.

Lets consider the situation when there are processes i_1, \ldots, i_k and $level[i_1] = \ldots$ = $level[i_k] = m$ for some m. Assigning value to waiting[m] was the last write operation, assume we put i_2 value into it. Then it means that the process i_2 is stuck in the while-loop, and k-1 processes reach the next iteration.

There are N-1 iterations in total, so, int the end, only one process reaches the critical point.

Complexity:

The complexity is $O(n^2)$ RMRs.

n-process tournament tree

The leaves are the processes that what to enter the critical section. The process which gets to the top of the tree receives the right to do it.

The complexity is $O(\log N)$, since, in every node, Peterson's lock for two processes is executed, which means a constant amount of RMRs. The hight of the tree is $\log N$.

Bakery algorithm

Bakery [Lamport'74, simplified]

```
// initialization
flag: array [1..N] of bool = {false};
label: array [1..N] of integer = {0}; //assume no bound

// code for process i that wishes to enter CS

flag[i] = true; //enter the "doorway"
label[i] = 1 + max(label[1], ..., label[N]); //pick a ticket
//leave the "doorway"
while (for some k ≠ i: flag[k] and (label[k],k)<<(label[i],i));
// wait until all processes "ahead" are served
...
// critical section
...
flag[i] = false; // exit section</pre>
```

Processes are served in the "ticket order": first-come-first-serve

23-09-19

Abstractions

The **system model** is the environment of our algorithm. The model should be simple and tractable.

Process abstraction – an entity performing independent computation. In this course we deal with deterministic processes (based on the current state and the input, the process takes one particular step).

Processes share common characteristics. Each of them has states, inputs, outputs and a sequential specification ¹. A distributive algorithm is a collection of such processes.

Communication abstraction – includes shared memory and message-passing. Shared-memory objects also have states and interfaces. Interfaces describe operations you can apply on these objects and responses the objects may provide. They also have a sequential specification (current state + operation = new state & corresponding response).

Examples:

- read-write registers (simply a shared variable)
- TAS (test and set): read and write are combined in one atomic operation. It is assumed
 that the variable is binary. Value of the variable is first checked, then changed depending
 on the result.
- CAS (compare and swap): the operation is atomic and takes two parameters. If the value of the variable is equal to the first parameter, then it is replaced with a value of the second parameter.
- etc

Implementing an object

Imagine we want to implement a shared queue. The queue is not implemented in the hardware, instead we have base objects (read-write registers, TAS CAS etc).

We have a FIFO order. NQ operation puts an element at the end of the queue, and DQ operation takes the first element. Each operation is a sequence of commands which involve changing the state and accessing the shared data.

Both operations need time to finish, and they can overlap in time. So we need to define what it means for an operation to be correct.

Correctness

- **Safety** you classify states reachable by the algorithm into bad and good states, and you require your algorithm never reaches bad states.
 - reach a bad state = there is a *finite* sequence of step which ends up in that bad state.
- **Liveness** your require that eventually something good should happen. can be violated only in an *infinite* execution.

Any automaton should satisfy both safety and liveness properties.

Processes access a communication abstraction by invoking operations. An operation is implemented using a sequence of accesses to base objects. A process is **correct** if, taking infinitely many steps, it never fails in the middle of the operation.

Runs and properties

A **system run (trace)** is a sequence of events (actions the process may take). Every event is atomic access to the shared data or invocation or response.

 $\boldsymbol{\Sigma}$ - \mathbf{event} $\mathbf{alphabet}$ (a set of all possible events).

 Σ^{ω} (Σ^{∞}) - the **set of** finite (infinite) **runs** = set of finite (infinite) sequences of Σ .

A **property** P is a subset of Σ^{ω} . An implementation satisfies P if every its run $\in P$.

 e_1, \ldots, e_k are events. $\sigma = e_1 \ldots e_k$ is a system run.

P is a **safety property** if:

- prefix-closed: $\sigma = e_1 \dots e_k \in P \ \Rightarrow \ \forall l \leqslant k \ \sigma' = e_1 \dots e_l \in P.$
- limit-closed: for each infinite sequence of traces $\{\sigma_n\}$, such that $\forall i:\sigma_i$ is a prefix of $\sigma_{i+1} \wedge \sigma_i \in P$, then $\sigma = \lim_{n \to \infty} \sigma_n \in P$.

P is a **liveness property** if every finite trace σ has an extension in P.

$$orall \sigma \,:\, \sigma = e_1, \ldots, e_k \in \Sigma^\omega \,\Rightarrow\, \exists \sigma' = \underbrace{e_1, \ldots, e_k, e_{k+1}, \ldots}_{ ext{extension of } \sigma} \in P.$$

A SIDE REMARK: Safety makes the process closed, and liveness makes it dense. Every property is an intersection of a safety property and a liveness property:

$$\forall P \subseteq \Sigma^{\omega} \ \exists S, L \in \Sigma^{\omega} \ : \ P = S \cap L$$

How to distinguish safety and liveness

P is a property (a set of runs)

- If every run that violates P is *infinite*, then P is liveness.
- ullet If every run that violates P has a finite prefix that violates P, then P is safety
- \bullet otherwise, P is both

Examples

We have a collection of processes. They have inputs and outputs. Their tasks are to propose values and decide on values (it does not matter what these operations actually do, forget about the sense).

So, we have two kinds of events: $\mathtt{propose}_\mathtt{i}(v)$ and $\mathtt{decide}_\mathtt{i}(v)$ - "propose/decide value \mathtt{v} " and events are performed by the process \mathtt{i} .

$$\Sigma = \bigcup_{i,v} \{ \texttt{propose}_\mathtt{i}(v), \ \mathsf{decide}_\mathtt{i}(v) \} \ \cup \left\{ \begin{matrix} \text{base-object accesses (read,} \\ \text{write) to the shared memory} \end{matrix} \right\}$$

Property example 1: "Every decided value v was previously proposed" ($\mathtt{decide_i}(v)$ happens after $\mathtt{propose_j}(v)$ for some processes i and j).

It is a safety and liveness property.

Property example 2: No two processes decide differently (means all processes should agree on the same value when making a decision).

It is safety and not liveness.


Property example 3: Every correct (taking infinitely many steps) process eventually decides. It is not safety, but liveness.

Property example 4: No two correct processes decide differently.

It is safety and liveness.

Histories


A **history** is a sequence of invocations and responses. E.g. the history is p1: enq(0), p1: ok, p3: deq(), p1: enq(1), p3: 0, p3: deq(), p1: ok, p2: deq(), p2: 1.



It is **sequential** if every invocation is immediately followed by a corresponding response. A history can be either sequential or concurrent.

E.g. a sequential history is p1: enq(0), p1: ok, p3: deq(), p3: 0, p1: enq(1), p1: ok, p2: deq(), p2: 1, p3: deq().

Distributed systems, CS, third year



A sequential history is **legal** if it satisfies the sequential specification of the shared object (FIFO policy is used for queues or, for read-write registers, it is true that every read operation returns the last written value).

Let H be a history.

An operation p is **complete in** H if H contains both invocation and response of p.

A **completion of** H is a history H' that includes all complete operations of H and a subset of incomplete operations of H followed with matching responses.

 $H|p_i$ is a projection of history H to the process p_i - subsequence of events of p_i in H.

Histories H and H' are **equivalent** if $\forall i : H|p_i = H'|p_i$.

Equivalent histories constitute the same sequence of events, but reordered. E.g. H=p1-enq(0); p1-ok; p3-deq(); p3-deq(

Linearizability (atomicity)


When an operation is invoked, it should take effect instantaneously. In other words, there should be no perceptible delay between the invocation of the operation and when its effect becomes visible.

Linearizability allows the operation to take some period of time (=not exactly atomic).

A history H is **linearizable** if there exists a sequential legal history S such that:


- S is equivalent to some completion of H
- S preserves the precedence relaions (the order of operations) in H: response of op_i precedes invocation of op_j in H \Rightarrow response of op_i precedes invocation of op_j in S

Example 1:




S = p1-enq(0); p1-ok; p3-deq(); p3-0; p1-enq(1); p1-ok; p3-deq(); p3-1; p1-enq(2); p1-ok; p2-deq(); p2-2 - a sequence of black dots. Black dots represent entering the critical section.

Example 2:



The history is not linearizable. write(3) is definitely after write(1), but the last read() operation should return 1, which means there is no such S that is equivalent of H and also legal.

Example 3:




The history is linearizable. Now write(3) can never be completed or completed after the last read() operation.


Linearizable composition

If you have two linearizable objects A and B and you have some concurrent history H on them, then H can be seen as a linearizable history of a **composition** (Cartesian product) of A and B.

A composition of registers A and B is a two-field register (A,B).



Here composition is linearizable




Composition is not linearizable, since history of register A is not linearizable `1` is written into register A, but `0` is read from it.

Linearizability is nonblocking

Every incomplete operation in a finite history can be independently completed.

In other words, if you have an incomplete history in some process, there always exists a way to complete it without affecting other processes.



`deq()` operation is not complete, but we can finish it by returning `1` or `2`, and both responses will be correct.

1. A sequential specification is a detailed description of how a process or system operates step by step. For example, it can be FIFO policy or read-write rule: "Every read returns the last written value". \underline{e}