POSSESION OF MOBILES IN EXAM IS UFM PRACTICE.

Namo	e		Enrollmen	it No	
	t:	Ja	ypee Institute of Information Technolo	gy, Noida	
T2 Examination, 2022 B. Tech., IV Semester					
			gital Systems/Introduction to Digital Systems B11EC213/15B11EC314	Maximum Time: 1 Hr Maximum Marks: 20	
m	inimi	zation	vith the fundamentals of number system, Boolean alg techniques. design combinational circuits using logic gates.	ebra and Boolean function	
CO3. A	nalyz	e state	diagram and design sequential logic circuits using fl	ip flops.	
Fo	ourier	analy:	ne classification of signals and systems and learn basissis. arious steps involved in digitization and transmission	*	
Q1. Re	alize	the fo	llowing Boolean expression using minimum num	ber of 2:4 decoder(s) and	
logic ga	ites: F	(A, I	$(3, C, D) = \Sigma m (1, 2, 5, 6, 8, 9)$	[3, CO2]	
Q2. De	sign	a 3-5	t magnitude comparator using 1-bit magnitude	comparator as a block,	
			uts A and B each of 3-bit and produces three outp		
			espectively.	[3, CO2]	
Q3. Dra	aw the	e logic	diagram of a 4-bit register with D flip-flops and l	•	
			outs S1 and S0. The register operates according		
table:				[4, CO3]	
	Sı	So	Description	1	
	0	0	No change		
	0	I	Complement of the four outputs	ink	

S_1	So	Description	
0	0	No change	
0	Ī	Complement of the four outputs	
1	0,	Clear register to 0 (synchronous with the clock)	
1	1	Load parallel data	

Q4. Convert SR Rip-flop to T Rip-flop.

[3, CO3]

Q5. Design a mod-6 synchronous binary up counter using T flip-flops.

[4, CO3]

Q6. Design an asynchronous BCD down counter using JK flip-flops with its timing diagram.

[3, CO3]